
SCAS581H - NOVEMBER 1996 - REVISED MARCH 2002

- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

# DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



## description

This octal bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCR2245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent  $26-\Omega$  resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Ε

# GQN PACKAGE (TOP VIEW) 1 2 3 4 A B C D

0000

# terminal assignments

	1	2	3	4
Α	A1	DIR	Vcc	OE
В	А3	B2	A2	B1
С	A5	A4	B4	В3
D	A7	B6	A6	B5
Е	GND	A8	B8	B7

#### **ORDERING INFORMATION**


TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube	SN74LVCR2245ADW	LVCR2245A
	30IC - DVV	Tape and reel	SN74LVCR2245ADWR	LVCR2243A
	SOP - NS	Tape and reel	SN74LVCR2245ANSR	LVCR2245A
–40°C to 85°C	SSOP – DB	Tape and reel	SN74LVCR2245ADBR	LER245A
	TSSOP – PW	Tape and reel	SN74LVCR2245APWR	LER245A
	TVSOP - DGV	Tape and reel	SN74LVCR2245ADGVR	LER245A
	VFBGA – GQN	Tape and reel	SN74LVCR2245AGQNR	LER245A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

# logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, NS, and PW packages.



# SN74LVCR2245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS581H - NOVEMBER 1996 - REVISED MARCH 2002

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Voltage range applied to any output in the high		
(see Note 1)		0.5 V to 6.5 V
Voltage range applied to any output in the high	. •	
(see Notes 1 and 2)		$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		
Continuous output current, I <sub>O</sub>		
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, θ <sub>JA</sub> (see Note 3)		
3,1,1	DGV package	
	DW package	
	GQN package	
	NS package	
	PW package	
Storage temperature range, T <sub>Stq</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



# SN74LVCR2245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS581H - NOVEMBER 1996 - REVISED MARCH 2002

# recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
V/00	Supply voltage	Operating	1.65	3.6	V		
VCC	Su <b>pp</b> ly voltage	Data retention only	1.5		V		
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>				
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		V <sub>CC</sub> = 2.7 V to 3.6 V	2				
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>			
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V		
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8			
٧ı	Input voltage	•	0	5.5	V		
.,	Outrost valta as	High or low state	0	VCC	V		
۷O	Output voltage	3-state	0	5.5	V		
		V <sub>CC</sub> = 1.65 V		-2			
1	High-level output current	V <sub>CC</sub> = 2.3 V		-4	mA		
ЮН		V <sub>CC</sub> = 2.7 V		-8			
		V <sub>CC</sub> = 3 V		-12	1		
		V <sub>CC</sub> = 1.65 V		2			
	Law law law day day day	V <sub>CC</sub> = 2.3 V		4	4		
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA		
		V <sub>CC</sub> = 3 V		12	1		
Δt/Δν	Input transition rise or fall rate	•		10	ns/V		
TA	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER			vcc	MIN	TYP†	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2			
		I <sub>OH</sub> = -2 mA	1.65 V	1.2				
		1 4-mA		2.3 V	1.7			
Voн		I <sub>OH</sub> = -4 mA	2.7 V	2.2	-		V	
		I <sub>OH</sub> = -6 mA	3 V	2.4	-			
		I <sub>OH</sub> = -8 mA	2.7 V	2				
		I <sub>OH</sub> = -12 mA	3 V	2				
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
		I <sub>OL</sub> = 2 mA	1.65 V			0.45		
				2.3 V			0.7	
VOL		I <sub>OL</sub> = 4 mA	2.7 V			0.4	-	
		I <sub>OL</sub> = 6 mA	3 V			0.55		
		I <sub>OL</sub> = 8 mA		2.7 V			0.6	
		I <sub>OL</sub> = 12 mA	3 V			0.8		
lį	Control inputs	V <sub>I</sub> = 0 to 5.5 V	3.6 V			±5	μΑ	
l <sub>off</sub>		$V_{I}$ or $V_{O} = 5.5 \text{ V}$		0			±10	μΑ
l <sub>OZ</sub> ‡		$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ
		$V_I = V_{CC}$ or GND		3.6 V			10	
lcc		3.6 V ≤ V <sub>I</sub> ≤ 5.5 V§			10		μΑ	
ΔlCC		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		2.7 V to 3.6 V			500	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		5.5		pF

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO VCC = 1.8 ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(IIII O1)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	¶	¶	¶	¶		7.3	1.5	6.3	ns
t <sub>en</sub>	ŌĒ	A or B	¶	¶	¶	¶		9.5	1.5	8.2	ns
<sup>t</sup> dis	ŌĒ	A or B	¶	¶	¶	¶		8.5	1.7	7.8	ns
<sup>t</sup> sk(o)										1	ns

 $<sup>\</sup>P$  This information was not available at the time of publication.

# operating characteristics, T<sub>A</sub> = 25°C

Γ		PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
FARAMETER			CONDITIONS	TYP	TYP	TYP	UNIT	
Γ	C1	Power dissipation capacitance per transceiver	Outputs enabled	f = 10 MHz	¶	¶	48	pF
	C <sub>pd</sub>		Outputs disabled	I = IU MIHZ	¶	¶	4	PΓ


This information was not available at the time of publication.



<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. ‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.


<sup>§</sup> This applies in the disabled state only.

#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	V <sub>LOAD</sub>
tPHZ/tPZH	GND

.,	INPUTS		· ·	V	•	Б	V
vcc	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	VLOAD	CL	RL	$v_{\!\scriptscriptstyle \Delta}$
1.8 V ± 0.15 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V + 0.3 V	2.7 V	<2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated