DGG OR DL PACKAGE (TOP VIEW)

SCES020D - JULY 1995 - REVISED NOVEMBER 2000

- Member of Texas Instruments' Widebus™ Family
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

description

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus

1OE 48 ¶ 1LE 1Q1 **1**2 47 1D1 1Q2 🛮 3 46 1D2 GND II4 45 | GND 1Q3 **[**] 5 44 1 1D3 1Q4 **[**] 6 43 🛮 1D4 42 🛮 V_{CC} V_{CC} \square 7 1Q5 **∏**8 41 **1** 1D5 1Q6 🛮 9 40 1 1D6 GND 10 39 GND 1Q7 **[**] 11 38 1D7 1Q8 **1**12 37 🛮 1D8 36 2D1 2Q1 | 13 2Q2 **1**14 35 2D2 GND II 15 34 **[]** GND 2Q3 16 33 2D3 2Q4 **1**17 32 2D4 V_{CC} 4 18 31 V_{CC} 2Q5 [] 19 30 2D5 2Q6 **[**] 20 29 2D6 GND ∏21 28 | GND 2Q7 **1**22 27 T 2D7 26 2D8 2Q8 **1**23 2OE **1**24 25 **∏** 2LE

lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 +- 0500	SSOP – DL	Tube	SN74ALVCH16373DL	ALVCH16373
	330F - DL	Tape and reel	SN74ALVCH16373DLR	ALVCH10373
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74ALVCH16373DGGR	ALVCH16373
	VFBGA – GQL	Tape and reel	SN74ALVCH16373KR	VH373

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020D - JULY 1995 - REVISED NOVEMBER 2000

GQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	10E	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	Vcc	VCC	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Е	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	Vcc	Vcc	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2OE	NC	NC	NC	NC	2LE


NC - No internal connection

FUNCTION TABLE (each 8-bit section)

	ОИТРИТ		
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	X	Χ	Z





logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DGG and DL packages.

logic diagram (positive logic)





Pin numbers shown are for the DGG and DL packages.

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020D - JULY 1995 - REVISED NOVEMBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	70°C/W
DL package .	63°C/W
GQL package	28°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V_{IH}	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
1		V _{CC} = 2.3 V		-12	mA
ЮН		V _{CC} = 2.7 V		-12	IIIA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
1	Lauren autout autout	V _{CC} = 2.3 V			
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
	VCC = 3 V			24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES020D - JULY 1995 - REVISED NOVEMBER 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V _{CC} -0.2				
	I _{OH} = -100 μA							
		$I_{OH} = -6 \text{ mA}$	1.65 V to 3.6 V V _{CC} -0.2 1.65 V 1.2 2.3 V 2.3 V 2.7 V 2.2 3 V 2.4 3 V 2.4 3 V 2.65 V to 3.6 V 0.45 2.3 V 0.4 2.3 V 0.7 2.7 V 0.4 3 V 0.55 3.6 V 1.65 V 25 1.65 V 25					
Vон			2.3 V	1.7			V	
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
			3 V	2.4				
	I _{OH} = -24 mA	3 V	2					
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
			1.65 V			0.45		
\/-:		I _{OL} = 6 mA	2.3 V			0.4		
VOL	VOL	la. 12 mA	2.3 V			0.7	V	
	IOL = 12 MA	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55		
II		$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ	
		V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V	1.65 V	-25				
		V _I = 0.7 V	2.3 V	45				
I _I (hold)	V _I = 1.7 V	2.3 V	-45			μΑ	
		V _I = 0.8 V	3 V	75				
		V _I = 2 V	3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
loz		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μΑ	
Δl _{CC}		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
	Control inputs	VI - Voc or GND	227		3			
Ci	Data inputs	Al = ACC OF GIAD	3.3 V		6	Pr		
Co	Outputs	$V_O = V_{CC}$ or GND	3.3 V		7		pF	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high or low	§		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↓	§		1		1		1.1		ns
t _h	Hold time, data after LE↓	§		1.5		1.7		1.4		ns

[§] This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020D - JULY 1995 - REVISED NOVEMBER 2000

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2.5 V ± 0.2 V		= 2.5 V 0.2 V V _{CC} = 2.7		7 V V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(0011-01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
	D	Q	†	1	4.5		4.3	1.1	3.6	ns
^t pd	LE	ά	†	1	4.9		4.6	1	3.9	115
t _{en}	ŌĒ	Q	†	1	6		5.7	1	4.7	ns
^t dis	ŌE	Q	†	1.2	5.1		4.5	1.4	4.1	ns

[†]This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V V _{CC} = 3.3 V		UNIT
FARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	19	22	pF
C _{pd}	capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	4	5	рг

[†] This information was not available at the time of publication.



PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCES020D - JULY 1995 - REVISED NOVEMBER 2000

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated