



Order

Now







TS3A5017

SCDS188G - JANUARY 2005 - REVISED JANUARY 2019

TS3A5017 Dual SP4T Analog Switch / Multiplexer / Demultiplexer

1 Features

- Isolation in the Powered-Down Mode, $V_{+} = 0$
- Low ON-State Resistance
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 2.3-V to 3.6-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 1500-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

2 Applications


- Sample-and-Hold Circuits
- Battery-Powered Equipment
- Audio and Video Signal Routing
- Communication Circuits

3 Description

The TS3A5017 device is a dual single-pole quadruple-throw (4:1) analog switch that is designed to operate from 2.3 V to 3.6 V. This device can handle both digital and analog signals, and signals up to V_+ can be transmitted in either direction.

C	Device Informatio	n ⁽¹⁾
PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (16)	9.90 mm × 3.90 mm
	SSOP (16)	4.90 mm × 3.90 mm
TS3A5017	TSSOP (16)	5.00 mm × 4.40 mm
153A5017	TVSOP (16)	4.40 mm × 3.60 mm
	UQFN (16)	2.50 mm × 1.80 mm
	VQFN (16)	4.00 mm × 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Copyright © 2005–2019, Texas Instruments Incorporated

STRUMENTS

EXAS

8.2 Functional Block Diagram 14 8.3 Feature Description...... 14 8.4 Device Functional Modes...... 15 9 Application and Implementation 16 9.1 Application Information...... 16 9.2 Typical Application 16 10 Power Supply Recommendations 17 11 Layout...... 17 11.1 Layout Guidelines 17 11.2 Layout Example 18 12 Device and Documentation Support 19 12.1 Device Support..... 19 Documentation Support 20

12.3 Trademarks 20 12.4 Electrostatic Discharge Caution 20 12.5 Glossary 20

13 Mechanical, Packaging, and Orderable

Table of Contents

12.2

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics for 3.3-V Supply5
	6.6	Electrical Characteristics for 2.5-V Supply 6
	6.7	Switching Characteristics for 3.3-V supply7
	6.8	Switching Characteristics for 2.5-V supply7
	6.9	Typical Characteristics 8
7	Para	ameter Measurement Information 10
8	Deta	ailed Description 14
	8.1	Overview 14

4 Revision History

Changes from Revision F (October 2018) to Revision G	Page
Changed Feature From: 2000-V Human-Body Model To: 1500-V Human-Body Model	
Changed the HBM value From: ±2000 V To: ±1500 V in the ESD Ratings	
Changes from Revision E (April 2015) to Revision F	Page
 Changed the X_{TALK} MAX value From:-49 dB To - 69 dB in the Electrical Characteristics for 3.3-V 	V Supply 6

Changes from Revision D (December 2008) to Revision E

•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	. 1
•	Deleted Ordering Information table.	. 1


Product Folder Links: TS3A5017


Page




TS3A5017 SCDS188G – JANUARY 2005 – REVISED JANUARY 2019

5 Pin Configuration and Functions







If exposed center pad is used, it must be connected as a secondary ground or left electrically open.

RSV Package 16-Pin UQFN (Top View)

	IN2	1 <u>EN</u>	>+	2EN	
	16	15	14	13	
$1S_4$	1			12	IN1
$1S_3$	2]			[11	$2S_4$
$1S_2$	3]			10	25 ₃
$1S_1$	4]			9	2S ₂
	5	6	7	8	
	1D	GND	2D	2S ₁	-

Pin Functions

	PIN			
NAME	SOIC, SSOP, TVSOP, TSSOP, VQFN NO.	UQFN NO.	TYPE	DESCRIPTION
1D	7	5	I/O	Common path for switch 1
1EN	1	15	I	Active-low enable for switch 1
1S1	6	4	I/O	Switch 1 channel 1
1S2	5	3	I/O	Switch 1 channel 2
1S3	4	2	I/O	Switch 1 channel 3
1S4	3	1	I/O	Switch 1 channel 4
2D	9	7	I/O	Common path for switch 2
2 <mark>EN</mark>	15	13	I	Active-low enable for switch 2
2S1	10	8	I/O	Switch 2 channel 1
2S2	11	9	I/O	Switch 2 channel 2
2S3	12	10	I/O	Switch 2 channel 3
2S4	13	11	I/O	Switch 2 channel 4
GND	8	6	-	Ground
IN1	14	12	I	Switch 1 input select
IN2	2	16	I	Switch 2 input select
V+	16	14	-	Supply voltage

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
V ₊	Supply voltage ⁽³⁾		-0.5	4.6	V
V_{S}, V_{D}	Analog voltage ^{(3) (4)}		-0.5	4.6	V
I _{SK} , I _{DK}	Analog port clamp current	$V_{S}, V_{D} < 0$	-50		mA
I _S , I _D	ON-state switch current	V_{S} , V_{D} = 0 to 7 V	-128	128	mA
VI	Digital input voltage		-0.5	4.6	V
I _{IK}	Digital input clamp current ⁽³⁾⁽⁴⁾	V ₁ < 0	-50		mA
I+	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{I/O}	Switch input/output voltage range	0	3.6	V
V+	Supply voltage range	2.3	3.6	V
VI	Control input voltage range	0	3.6	V
T _A	Operating Temperature Range	-40	85	°C

6.4 Thermal Information

				TS	3A5018			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DBQ (SSOP)	DGV (TVSOP)	PW (TSSOP)	RGY (VQFN)	RSV (UQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	73	82	120	108	91.6	184	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics for 3.3-V Supply

 V_{\star} = 2.7 V to 3.6 V, T_{A} = –40°C to 85°C (unless otherwise noted) $^{(1)}$

PAR	AMETER	TEST CO	NDITIONS	T _A	V.	MIN	TYP	MAX	UNIT
Analog Swit	tch								
$V_{\rm D}, V_{\rm S}$	Analog signal range					0		V+	V
r _{on}	ON-state resistance	$0 \le V_S \le V_+,$ $I_D = -32 \text{ mA},$	Switch ON, see Figure 12	25°C Full	3 V		11	12 14	Ω
	ON-state			25°C			1	2	
Δr_{on}	resistance match between channels	$V_{S} = 2.1 V,$ $I_{D} = -32 mA,$	Switch ON, see Figure 12	Full	3 V			3	Ω
	ON-state	$0 \leq V_S \leq V_+,$	Switch ON,	25°C			7	9	
r _{on(flat)}	resistance flatness	$I_D = -32 \text{ mA},$	see Figure 12	Full	3 V			10	Ω
		$V_{S} = 1 V, V_{D} = 3 V,$		25°C		-0.1	0.05	0.1	
I _{S(OFF)}	S OFF leakage	or V _S = 3 V, V _D = 1 V,	Switch OFF,	Full	3.6 V	-0.2		0.2	
	current	V _S = 0 to 3.6 V,	see Figure 13	25°C	0.14	-1	0.5	1	μA
I _{SPWR} (OFF)		$V_{\rm D} = 3.6 \text{ V to } 0,$		Full	0 V	-5		5	
		$V_{S} = 1 V, V_{D} = 3 V,$		25°C		-0.1	0.05	0.1	
I _{D(OFF)}	D OFF leakage	or V _S = 3 V, V _D = 1 V,	Switch OFF,	Full	3.6 V	-0.2		0.2	μA
1	current	$V_{\rm D} = 0$ to 3.6 V,	see Figure 13	25°C	0.1/	-1	0.5	1	μΛ
DPWR(OFF)		$V_{\rm S} = 3.6 \text{ V to } 0,$		Full	0 V	-5		5	
	S	$V_S = 1 V, V_D = Open,$	Switch ON,	25°C		-0.1	0.05	0.1	_
I _{S(ON)}	ON leakage current	or V _S = 3 V, V _D = Open,	see Figure 14	Full	3.6 V	-0.2		0.2	μA
	D	$V_D = 1 V, V_S = Open,$	Switch ON,	25°C		-0.1	0.05	0.1	
I _{D(ON)}	ON leakage current	or V _D = 3 V, V _S = Open,	see Figure 14	Full	3.6 V	-0.2		0.2	μA
Digital Cont	rol Inputs (IN1, IN	2, EN) ⁽²⁾						ľ	
V _{IH}	Input logic high			Full		2		V+	V
V _{IL}	Input logic low			Full		0		0.8	V
I _{IH} , I _{IL}	Input leakage	$V_1 = V_+ \text{ or } 0$		25°C	3.6 V	-1	0.05	1	μA
'IH, 'IL	current	• •		Full	5.0 V	-1		1	μΑ
Q_{C}	Charge injection	$\label{eq:central_constraint} \begin{split} V_{GEN} &= 0, \ R_{GEN} = 0, \\ C_L &= 0.1 \ nF, \end{split}$	See Figure 21	25°C	3.3 V		5		рС
$C_{\text{S(OFF)}}$	S OFF capacitance	V _S = V ₊ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		4.5		pF
$C_{D(OFF)}$	D OFF capacitance	V _D = V ₊ or GND, Switch OFF,	See Figure 15	25°C	3.3 V		19		pF
C _{S(ON)}	S ON capacitance	V _S = V ₊ or GND, Switch ON,	See Figure 15	25°C	3.3 V		25		pF
C _{D(ON)}	D ON capacitance	$V_D = V_+ \text{ or GND},$ Switch ON,	See Figure 15	25°C	3.3 V		25		pF
CI	Digital input capacitance	$V_1 = V_+ \text{ or GND},$	See Figure 15	25°C	3.3 V		2		pF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 17	25°C	3.3 V		165		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 18	25°C	3.3 V		-69		dB

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics for 3.3-V Supply (continued)

$V_+ = 2.7 \text{ V}$ to 3.6 V, $T_A = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted) ⁽¹⁾

PAR	AMETER	TEST	ONDITIONS	TA	V.	MIN TYP M	AX UN	IT	
X _{TALK}	Crosstalk	R _L = 50 Ω, f = 1 MHz,	See Figure 19	25°C	3.3 V	69	dE	3	
X _{TALK(ADJ)}	Crosstalk adjacent	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 20	25°C	3.3 V	-74	dE	3	
THD	Total harmonic distortion	$ \begin{aligned} R_L &= 600 \ \Omega, \\ C_L &= 50 \ pF, \end{aligned} $	f = 20 Hz to 20 kHz, see Figure 22	25°C	3.3 V	0.21%			
Supply									
	Positive supply	$V_1 = V_+$ or GND,	. Switch ON or OFF		3.6 V	2.5	7		
	current	$v_1 = v_+$ or GND,	Switch ON OFF	Full			10 ^µ	μA	

6.6 Electrical Characteristics for 2.5-V Supply

 V_{+} = 2.3 V to 2.7 V, T_{A} = –40°C to 85°C (unless otherwise noted) $^{(1)}$

PA	RAMETER	TEST CO	T _A	٧.	MIN	TYP	MAX	UNIT	
Analog Swit	tch								
V_{D}, V_{S}	Analog signal range					0		V+	V
r _{on}	ON-state	$0 \le V_S \le V_+,$	Switch ON,	25°C	2.3 V		20.5	22	Ω
on	resistance	$I_{\rm D} = -24 {\rm mA},$	see Figure 12	Full	2.0 1			24	
٨٣	ON-state resistance match	V _S = 1.6 V,	Switch ON,	25°C	2.3 V		1	2	Ω
Δr_{on}	between channels	$I_{\rm D} = -24 {\rm mA},$	see Figure 12	Full	2.3 V			3	12
r	ON-state	$0 \le V_S \le V_+,$	Switch ON,	25°C	2.3 V		16	18	Ω
r _{on(flat)}	resistance flatness	$I_{\rm D} = -24 {\rm mA},$	see Figure 12	Full	2.3 V			20	Ω
		$V_{S} = 0.5 V, V_{D} = 2.2 V,$		25°C	071	-0.1	0.05	0.1	
I _{S(OFF)}	S OFF leakage	or $V_{\rm S} = 2.2 \text{ V}, V_{\rm D} = 0.5 \text{ V},$		Full	2.7 V	-0.2		0.2	μА
1	current	V _S = 0 to 2.7 V,	see Figure 13	25°C	0 V	-1	0.5	1	
I _{SPWR} (OFF)		$V_{\rm D} = 2.7$ V to 0,		Full	0 V	-5		5	
	OFF) Or	$V_{S} = 0.5 V, V_{D} = 2.2 V,$		25°C	071	-0.1	0.05	0.1	
I _{D(OFF)}		or V _S = 2.2 V, V _D = 0.5V,	Switch OFF,	Full	2.7 V	-0.2		0.2	μA
	current	$V_{\rm D} = 0$ to 2.7 V,	see Figure 13	25°C	0 V	-1	0.5	1	
I _{DPWR} (OFF)		$V_{\rm S} = 2.7$ V to 0,		Full		-5		5	
	S	V_{S} = 0.5 V, V_{D} = Open,	Switch ON,	25°C		-0.1	0.05	0.1	
I _{S(ON)}	ON leakage current	or $V_S = 2.2 V, V_D = Open,$	see Figure 14	Full	2.7 V	-0.2		0.2	μA
	D	$V_D = 0.5 V, V_S = Open,$	Switch ON,	25°C		-0.1	0.05	0.1	
I _{D(ON)}	ON leakage current	or $V_D = 2.2 V, V_S = Open,$	see Figure 14	Full	2.7 V	-0.2		0.2	μA
Digital Cont	rol Inputs (IN1, IN2,	EN) ⁽²⁾				1			
VIH	Input logic high			Full		1.7		V+	V
VIL	Input logic low			Full		0		0.7	V
lus lu	Input leakage	$V_{1} = V_{+} \text{ or } 0$		25°C	2.7 V	-1	0.05	1	μA
I _{IH} , I _{IL}	current	$v_{l} = v_{+} \text{ or } 0$		Full	2.1 V	-1		1	μΑ
Q_{C}	Charge injection	$\label{eq:VGEN} \begin{array}{l} V_{GEN} = 0, \ R_{GEN} = 0, \\ C_{L} = 0.1 \ nF, \end{array}$	See Figure 21	25°C	2.5 V				рС
$C_{S(OFF)}$	S OFF capacitance	V _S = V ₊ or GND, Switch OFF,	See Figure 15	25°C	2.5 V		4.5		pF

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics for 2.5-V Supply (continued)

PA	RAMETER	TEST	CONDITIONS	TA	V.	MIN TYP N		NIT
C _{D(OFF)}	D OFF capacitance	$V_D = V_+ \text{ or GND},$ Switch OFF,	See Figure 15	25°C	2.5 V	18.5	p	ρF
C _{S(ON)}	S ON capacitance	$V_S = V_+ \text{ or GND},$ Switch ON,	See Figure 15	25°C	2.5 V	24	p	ρF
C _{D(ON)}	D ON capacitance	$V_D = V_+ \text{ or GND},$ Switch ON,	See Figure 15	25°C	2.5 V	24	p	ρF
Cl	Digital input capacitance	$V_I = V_+ \text{ or } GND,$	See Figure 15	25°C	2.5 V	2	p	ρF
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	See Figure 17	25°C	2.5 V	165	М	1Hz
O _{ISO}	OFF isolation	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 18	25°C	2.5 V	-69	d	dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 19	25°C	2.5 V	-69	d	dB
X _{TALK(ADJ)}	Crosstalk adjacent	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 20	25°C	2.5 V	-74	d	dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, see Figure 22	25°C	2.5 V	0.29%		
Supply								-
I	Positive supply	$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C	2.7 V	2.5	7	Δ
l+	current	$v_1 = v_+$ or GND,		Full	2.7 V		10 ^µ	μA

 V_{\star} = 2.3 V to 2.7 V, T_{A} = –40°C to 85°C (unless otherwise noted)^{(1)}

6.7 Switching Characteristics for 3.3-V supply

over operating free-air temperature range (unless otherwise noted)


PAR	AMETER	TE	ST CONDITIONS	IDITIONS T _A		MIN	TYP	MAX	UNIT
	$\lambda = 2 \lambda $	0 25 -5		3.3 V	1	5	9.5		
t _{ON}	Turnon time	$\begin{array}{ll} \text{time} & V_D = 2 \ V, \\ R_L = 300 \ \Omega, \end{array}$	C _L = 35 pF, see Figure 16	Full	3 V to 3.6 V	1		10.5	ns
	N/ 0.1/	V 2V	C _L = 35 pF, see Figure 16		3.3 V	0.5	1.5	3.5	
t _{OFF}	Turnoff time	$V_{D} = 2 V,$ $R_{L} = 300 \Omega,$			3 V to 3.6 V	0.5		4.5	ns

6.8 Switching Characteristics for 2.5-V supply

over operating free-air temperature range (unless otherwise noted)


PAR	RAMETER	TE	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	V 2.V	0 05 5		2.5 V	1.5	5	8		
t _{ON}	Turnon time	$V_{COM} = 2 V,$ R _L = 300 Ω,	C _L = 35 pF, see Figure 16		2.3 V to 2.7 V	1		10	ns
	t _{OFF} Turnoff time ^V	V 2.V		25°C	2.5 V	0.3	2	4.5	
t _{OFF}		$V_{COM} = 2 \text{ V},$ R _L = 300 Ω,	C _L = 35 pF, see Figure 16		2.3 V to 2.7 V	0.3		6	ns

6.9 Typical Characteristics







Typical Characteristics (continued)



7 Parameter Measurement Information












Figure 13. OFF-State Leakage Current (I_{D(OFF)}, I_{S(OFF)})












V_{BIAS} = V₊ to GND V_I = V_{IH} or V_{IL}

Capacitance is measured at S1, S2-S4, D, and IN inputs during ON and OFF conditions.






B. C_L includes probe and jig capacitance.

C. See Electrical Characteristics for V_D.

Figure 16. Turnon (t_{ON}) and Turnoff Time (t_{OFF})





TEXAS INSTRUMENTS

www.ti.com

Parameter Measurement Information (continued)





Figure 18. OFF Isolation (O_{ISO})






Figure 19. Crosstalk (X_{TALK})






Figure 20. Adjacent Crosstalk (X_{TALK})








A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r < 5 ns, t_f < 5 ns.

B. C_L includes probe and jig capacitance.

Figure 21. Charge Injection (Q_c)



A. C_L includes probe and jig capacitance.



TS3A5017 SCDS188G – JANUARY 2005 – REVISED JANUARY 2019



www.ti.com

8 Detailed Description

8.1 Overview

The TS3A5017 is a dual Single-Pole-4-Throw (SP4T) solid-state analog switch. The TS3A5017, like all analog switches, is bidirectional. Each D pin connects to its four respective S pins, with the switch connection dependent on the status of EN, IN2, and IN1. See Table 1 for the switch configuration truth table.

8.2 Functional Block Diagram




Figure 23. Functional Block Diagram (Each Switch)

8.3 Feature Description

Isolation in powered-down mode allows signals to be present at the inputs while the switch is powered off without causing damage to the device. The low ON-state resistance and low charge injection give the TS3A5017 better performance at higher speeds.



8.4 Device Functional Modes

ĒN	IN2	IN1	D TO S, S TO D
L	L	L	D = S ₁
L	L	Н	$D = S_2$
L	Н	L	$D = S_3$
L	Н	Н	$D = S_4$
Н	Х	Х	OFF

Table 1. Function Table



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3A5018 can be used in a variety of customer systems. The TS3A5018 can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application




Figure 24. System Schematic for TS3A5017

9.2.1 Design Requirements

In this particular application, V+ was 3.3 V, although V+ is allowed to be any voltage specified in *Recommended Operating Conditions*. A decoupling capacitor is recommended on the V+ pin. See *Power Supply Recommendations* for more details.

9.2.2 Detailed Design Procedure

In this application, \overline{EN} , IN1, and IN2 are, by default, pulled low to GND. Choose these resistor sizes based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.



Typical Application (continued)

9.2.3 Application Curve




Figure 25. t_{ON} and t_{OFF} vs Temperature (V₊ = 3.3 V)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC}, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD}, a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines


Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Below figure shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

<u>Un</u>used switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN1, IN2, and \overline{EN} pins must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased I_{CC} or unknown switch selection states. See *Implications of Slow or Floating CMOS Inputs*, SCBA004 for more details.

TEXAS INSTRUMENTS

www.ti.com

11.2 Layout Example







12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
r _{on}	Resistance between COM and NC or NO ports when the channel is ON
Δr_{on}	Difference of r _{on} between channels in a specific device
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) open
I _{COM(OFF)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the OFF state
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (COM to NC or NO) in the ON state and the output (NC or NO) open
VIH	Minimum input voltage for logic high for the control input (IN, EN)
VIL	Maximum input voltage for logic low for the control input (IN, EN)
VI	Voltage at the control input (IN, EN)
I _{IH} , I _{IL}	Leakage current measured at the control input (IN, EN)
t _{ON}	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output NC or NO) signal when the switch is turning ON.
t _{OFF}	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (NC or NO) signal when the switch is turning OFF.
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or NO) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(OFF)}	Capacitance at the NC port when the corresponding channel (NO to COM) is OFF
C _{NO(ON)}	Capacitance at the NC port when the corresponding channel (NO to COM) is ON
C _{COM(OFF)}	Capacitance at the COM port when the corresponding channel (COM to NC) is OFF
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC) is ON
CI	Capacitance of control input (IN, EN)
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC1 to NO1). Adjacent crosstalk is a measure of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2). This is measured in a specific frequency and in dB.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I+	Static power-supply current with the control (IN) pin at V ₊ or GND
-	

Table 2. Parameter Description

SCDS188G - JANUARY 2005 - REVISED JANUARY 2019



www.ti.com

12.2 Documentation Support

12.2.1 Related Documentation

Implications of Slow or Floating CMOS Inputs, SCBA004

12.3 Trademarks

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3A5017D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3A5017	Samples
TS3A5017DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017	Samples
TS3A5017DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3A5017	Samples
TS3A5017PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017PWG4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA017	Samples
TS3A5017RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017	Samples
TS3A5017RGYRG4	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YA017	Samples
TS3A5017RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZVL	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



10-Dec-2020

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS3A5017 :

• Automotive: TS3A5017-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A5017DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3A5017DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
TS3A5017DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS3A5017PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3A5017RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TS3A5017RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

25-Sep-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A5017DBQR	SSOP	DBQ	16	2500	340.5	338.1	20.6
TS3A5017DGVR	TVSOP	DGV	16	2000	853.0	449.0	35.0
TS3A5017DR	SOIC	D	16	2500	340.5	336.1	32.0
TS3A5017PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
TS3A5017RGYR	VQFN	RGY	16	3000	853.0	449.0	35.0
TS3A5017RSVR	UQFN	RSV	16	3000	200.0	183.0	25.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DBQ0016A



PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MO-137, variation AB.



DBQ0016A

EXAMPLE BOARD LAYOUT

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBQ0016A

EXAMPLE STENCIL DESIGN

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Æ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



RSV0016A



PACKAGE OUTLINE

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




RSV0016A

EXAMPLE BOARD LAYOUT

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RSV0016A

EXAMPLE STENCIL DESIGN

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated