TPS76030, TPS76032, TPS76033, TPS76038, TPS76050 LOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS

SLVS144D - JULY 1998 - REVISED MAY 2001

- 50-mA Low-Dropout Regulator
- Fixed Output Voltage Options: 5 V, 3.8 V, 3.3 V, 3.2 V, and 3 V
- Dropout Typically 120 mV at 50 mA
- Thermal Protection
- Less Than 1-μA Quiescent Current in Shutdown
- –40°C to 125°C Operating Junction Temperature Range
- 5-Pin SOT-23 Package
- ESD Protection Verified to 1.5 kV Human Body Model (HBM) per MIL-STD-883C

DBV PACKAGE (TOP VIEW) EN GND IN 3 2 1 4 5 NC OUT

NC - No internal connection

description

The TPS760xx is a 50 mA, low dropout (LDO) voltage regulator designed specifically for battery-powered applications. A proprietary BiCMOS fabrication process allows the TPS760xx to provide outstanding performance in all specifications critical to battery-powered operation.


The TPS760xx is available in a space-saving SOT–23 package and operates over a junction temperature range of –40°C to 125°C.

AVAILABLE OPTIONS

TJ	VOLTAGE	PACKAGE	PART NUMBER	SYMBOL
	3 V		TPS76030DBVR	PAGI
-40°C to 125°C	3.2 V		TPS76032DBVR	PAOI
	3.3 V	SOT-23	TPS76033DBVR	PAHI
	3.8 V		TPS76038DBVR	PAJI
	5 V		TPS76050DBVR	PANI

NOTE: The DBV package is available taped and reeled only.

functional block diagram



†Current sense



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TPS76030, TPS76032, TPS76033, TPS76038, TPS76050 LOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS

SLVS144D - JULY 1998 - REVISED MAY 2001

Terminal Functions

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	"0	DESCRIPTION			
EN	3	I	Enable input			
GND	2		Ground			
IN	1	I	Input voltage			
NC	4		No connection			
OUT	5	0	Regulated output voltage			

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range, V _I [‡]	–0.3 V to 16 V
Voltage range at EN	
Peak output current	internally limited
Continuous total dissipation	See Dissipation Rating Table
Operating junction temperature range, T _J	–40°C to 150°C
Storage temperature range, T _{stg}	–65°C to 150°C
ESD rating, HBM	1.5 kV

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

BOARD	PACKAGE	$R_{ heta}$ JC	$R_{ heta JA}$	DERATING FACTOR ABOVE T _A = 25°C	$T_A \le 25^{\circ}C$ POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low K§	DBV	65.8 °C/W	259 °C/W	3.9 mW/°C	386 mW	212 mW	154 mW
High K¶	DBV	65.8 °C/W	180 °C/W	5.6 mW/°C	555 mW	305 mW	222 mW

[§] The JEDEC Low K (1s) board design used to derive this data was a 3 inch x 3 inch, two layer board with 2 ounce copper traces on top of the board. ¶ The JEDEC High K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

recommended operating conditions

		MIN	NOM MAX	UNIT
	TPS76030	3.2	16	
Input voltage, V _I	TPS76032	3.4	16	
	TPS76033	3.5	16	V
	TPS76038	4	16	
	TPS76050	5.2	16	
Continuous output current, IO		0	50	mA
Operating junction temperature, T _J		-40	125	°C



[‡] All voltages are with respect to device GND pin.

SLVS144D - JULY 1998 - REVISED MAY 2001

electrical characteristics over recommended operating free-air temperature range, $V_I = V_{O(nom)} + 1$ V, $I_O = 1$ mA, EN = V_I , $C_O = 2.2$ μF (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		TPS76030	T _J = 25°C	2.96	3	3.04	V	
			$T_J = 25^{\circ}C$, 1 mA < I_O < 50 mA	2.92		3.04		
			1 mA < I _O < 50 mA	2.91		3.07	1	
			T _J = 25°C	3.16	3.2	3.24	V	
		TPS76032	$T_J = 25^{\circ}C$, 1 mA < I_O < 50 mA	3.13		3.24		
			1 mA < I _O < 50 mA	3.1		3.3		
			T _J = 25°C	3.26	3.3	3.34		
Vo	Output voltage	TPS76033	$T_J = 25^{\circ}C$, 1 mA < I_O < 50 mA	3.23		3.34	V	
			1 mA < I _O < 50 mA	3.2		3.4		
			T _J = 25°C	3.76	3.8	3.84		
		TPS76038	$T_J = 25^{\circ}C$, 1 mA < I_O < 50 mA	3.73		3.84	V	
			1 mA < I _O < 50 mA	3.7		3.9		
			T _J = 25°C	4.95	5	5.05		
		TPS76050	$T_J = 25^{\circ}C$, 1 mA < I_O < 50 mA	4.91	-	5.05	V	
			1 mA < I _O < 50 mA	4.89	-	5.1		
I _I (standby)	Standby current	-	EN = 0 V			1	μΑ	
.(0:0:102)	·		$I_{O} = 0 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		90	115	·	
			$I_O = 0 \text{ mA}$			130		
			$I_O = 1 \text{ mA},$ $T_J = 25^{\circ}\text{C}$		100	130		
			I _O = 1 mA			170		
	Quiescent current (0	GND current)	$I_{O} = 10 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		190	215	μΑ	
			I _O = 10 mA		-	260		
			$I_{O} = 50 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		850	1100		
			I _O = 50 mA		-	1200		
17		TPS76030	$4 \text{ V} < \text{V}_{\text{I}} < 16$, $I_{\text{O}} = 1 \text{ mA}$		3	10		
		TPS76032	4.2 V < V _I < 16, I _O = 1 mA		3	10	mV	
	Input regulation	TPS76033	4.3 V < V _I < 16, I _O = 1 mA		3	10		
		TPS76038	4.8 V < V _I < 16, I _O = 1 mA		3	10		
	TPS76050	$6 \text{ V} < \text{V}_{1} < 16, \qquad \text{I}_{O} = 1 \text{ mA}$		3	10	1 !		
Vn	Output noise voltage		BW = 300 Hz to 50 kHz, $C_0 = 10 \mu F$, $T_J = 25^{\circ}C$		190		μVrms	
	Ripple rejection		$f = 1 \text{ kHz}, C_0 = 10 \mu\text{F}, T_J = 25^{\circ}\text{C}$		63		dB	
			I _O = 0 mA T _J = 25°C		1	3		
			I _O = 0 mA			5	İ	
Dropout voltage			$I_O = 1 \text{ mA},$ $T_J = 25^{\circ}\text{C}$		7			
			I _O = 1 mA		-	15		
			$I_{O} = 10 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		40	60	mV	
			I _O = 10 mA			90		
			I _O = 50 mA		120	150		
			I _O = 50 mA		-	180	4	
	Peak output current	/current limit		100	125	135	mA	
	High level enable in			2	-		V	
	Low level enable inp					0.8	V	
	·		EN = 0 V	-1	0	1	μA	
li .	Input current (EN)		EN = V _I		2.5	5	μА	



TPS76030, TPS76032, TPS76033, TPS76038, TPS76050 LOW-POWER 50-mA LOW-DROPOUT LINEAR REGULATORS

SLVS144D - JULY 1998 - REVISED MAY 2001

Table of Graphs

			FIGURE
V -	Output valtage	vs Output current	1, 2, 3
۷o	Output voltage	vs Free-air temperature	4, 5, 6
	Ground current	vs Free-air temperature	7, 8, 9
	Output noise	vs Frequency	10
Z _o	Output impedance	vs Frequency	11
VDO	Dropout voltage	vs Free-air temperature	12
	Line transient response		13, 15
	Load transient response		14, 16







Figure 4

I_O – Output Current – mA Figure 3






T_A - Free-Air Temperature - °C

Figure 8

 T_A – Free-Air Temperature – $^{\circ}$ C

Figure 7








Figure 10

TPS76030










Figure 16

Figure 15

SLVS144D - JULY 1998 - REVISED MAY 2001

APPLICATION INFORMATION




Figure 17. TPS760xx Typical Application

over current protection

The over current protection circuit forces the TPS760xx into a constant current output mode when the load is excessive or the output is shorted to ground. Normal operation resumes when the fault condition is removed. An overload or short circuit may also activate the over temperature protection if the fault condition persists.

over temperature protection

The thermal protection system shuts the TPS760xx down when the junction temperature exceeds 160°C. The device recovers and operates normally when the temperature drops below 155°C.

input capacitor

A 0.047 μF or larger ceramic decoupling capacitor with short leads connected between IN and GND is recommended. The decoupling capacitor may be omitted if there is a 1 μF or larger electrolytic capacitor connected between IN and GND and located reasonably close to the TPS760xx. However, the small ceramic device is desirable even when the larger capacitor is present, if there is a lot of high frequency noise present in the system.

output capacitor

Like all low dropout regulators, the TPS760xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 2.2 μF and the ESR (equivalent series resistance) must be between 0.1 Ω and 20 Ω . Capacitor values of 2.5- μF or larger are acceptable, provided the ESR is less than 20 Ω . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 2.2- μF surface-mount solid-tantalum capacitors, including devices from Sprague, Kemet, and Nichicon, meet the ESR requirements stated above. Multilayer ceramic capacitors should have minimum values of 2.5 μF over the full operating temperature range of the equipment.

enable (EN)

A logic zero on the enable input shuts the TPS760xx off and reduces the supply current to less than 1 μ A. Pulling the enable input high causes normal operation to resume. If the enable feature is not used, EN should be connected to IN to keep the regulator on all of the time. The EN input must not be left floating.

reverse current path

The power transistor used in the TPS760xx has an inherent diode connected between IN and OUT as shown in the functional block diagram. This diode conducts current from the OUT terminal to the IN terminal whenever IN is lower than OUT by a diode drop. This condition does not damage the TPS760xx, provided the current is limited to 100 mA.




SLVS144D - JULY 1998 - REVISED MAY 2001

MECHANICAL DATA

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265