- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

	TYPICAL AVERAGE	TYPICAL
TYPE	PROPAGATION	TOTAL POWER
	DELAY TIME	DISSIPATION
'86	14 ns	150 mW
'LS86A	10 ns	30.5 mW
'S86	7 ns	250 mW


### description

These devices contain four independent 2-input Exclusive-OR gates. They perform the Boolean functions  $Y = A \oplus B = \overline{A}B + A\overline{B}$  in positive logic.


A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN5486, 54LS86A, and the SN54S86 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7486, SN74LS86A, and the SN74S86 are characterized for operation from 0°C to 70°C.

### SN5486, SN54LS86A, SN54S86 . . . J OR W PACKAGE SN7486 . . . N PACKAGE SN74LS86A, SN74S86 . . . D OR N PACKAGE



# SN54LS86A, SN54S86 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

### exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

**EXCLUSIVE-OR** 

These are five equivalent Exclusive-OR symbols valid for an '86 or 'LS86A gate in positive logic; negation may be shown at any two ports.




The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY 2k

The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

**ODD-PARITY ELEMENT** 




The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### schematics of inputs and outputs



# logic symbol†




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

# POUIVALENT OF EACH INPUT VCC 12.5 kΩ NOM INPUT NOM OUTPUT

### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Υ
L	L	L
L	Н	н
Н	L	н
Н	н	L

H = high level, L = low level



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7 V
Input voltage											5.5 V
Operating free-air temperature range: SN548	6										-55°C to 125°C
											. 0°C to 70°C
Storage temperature range											-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN5486	6		SN7486	6	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	CIVIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			-800			-800	μΑ
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DARAMETER	TEST CONDITIONS†	1	SN5486	3		SN7486	3	UNIT
	PARAMETER	TEST CONDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>1</sub> = -8 mA	1		-1.5			-1.5	V
.,	Wish Israel automatical	VCC = MIN, VIH = 2 V,	2.4	3.4		2.4	3.4		v
VOH	High-level output voltage	$V_{1L} = 0.8 \text{ V},  i_{OH} = -800 \mu\text{A}$	2.4	3.4		2.4	3.4		1
1/	Law level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V		0.2	0.4		0.2	0.4	V
VOL	Low-level output voltage	V <sub>1L</sub> = 0.8 V, 1 <sub>OL</sub> = 16 mA	1	0,2	0.4		0.2	0.4	
1	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
11H	High-level input current	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V			40			40	μΑ
11L	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	20		-55	-18		-55	mA
¹cc	Supply current	V <sub>CC</sub> = MAX, See Note 2		30	43		30	50	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
tPLH	A or B	Osh as is not love	C. = 15 pF		15	23	ns
tPHL	AUB	Other input low	$C_L = 15 pF$ , $R_L = 400 \Omega$ ,		11	17	
<sup>t</sup> PLH	A or B	Oshan iaana biah	See Note 3		18	30	ns
tPHL	A 01 B	Other input high	Jee Wate 3		13	22	

 $<sup>\</sup>P_{tplH}$  = propagation delay time, low-to-high-level output



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

SNot more than one output should be shorted at a time.

NOTE 2: ICC is measured with the inputs grounded and the outputs open.

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

# SN5486, SN54LS86A, SN54S86 SN7486, SN74LS86A, SN74S86 **QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES**

SDLS124 - DECEMBER 1972 - REVISED MARCH 1988

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)														7 V
Input voltage				 							•			7 V
Operating free-air temperature range: SN54LS86A	١.										-5	5°C	to	125°C
SN74LS86A	١.											0°	C to	70°C
Storage temperature range														

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	S	N54LS	36A	SI	N74LS8	6A	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	DIVIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL			4			8	mA
Operating free-air temperature, TA	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			NO TIONS	SI	154LS8	6A	SI	174LS8	6A	UNIT
	PARAMETER	IEST CO	NDITIONS	MIN	TYP‡	MAX	MIN	TYP‡	MAX	ON
VIH	High-level input voltage			2			2			\ \ _
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>1</sub> = -18 mA			-1.5			-1.5	V
VОН	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, , I <sub>OH</sub> = -400 μA	2.5	3.4		2.7	3.4		٧
Voi	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	1 <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	V
* OL	2011 letter output to kuge	VIL = VILmax	I <sub>OL</sub> = 8 mA					0.35	0.5	
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V			0.2			0.2	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			40			40	μА
I <sub>I</sub> L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0.8			-0.8	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX		- 20		- 100	- 20		- 100	mA
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note 2		6.1	10		6.1	10	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.  $^{\ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

NOTE 2: I<sub>CC</sub> is measured with the inputs grounded and the outputs open.

# switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
tpLH	A or B	Out as in suct low	C 15 pE		12	23	ns
tPHL the transfer of the trans	A Of B	Other input low	$C_L = 15 pF$ , $R_L = 2 kQ$ ,		10	17	
tpLH	A or B	Other input high	See Note 3		20	30	ns
tPHL	AOIB	Other input night	See Note 5		13	22	

<sup>¶</sup>tpLH = propagation delay time, low-to-high-level output



<sup>§</sup>Not more than one output should be shorted at a time.

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)											7 V
Input voltage					 						5.5 V
Operating free-air temperature range: SN54S8	36				 						-55°C to 125°C
SN74S8	36										. 0°C to 70°C
Storage temperature range											-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54S8	6		SN74S8	6	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			1			-1	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	-55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS†	1	SN54S8	6	SN74S86			UNIT
	PARAMETER	TEST CONDITIONS.	MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	0.4
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			8.0	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2		-	-1.2	V
v <sub>он</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA			0.5			0.5	٧
- II	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1			1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			50			50	μА
111	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V	1		-2			-2	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX	-40		-100	-40		-100	mA
Icc	Supply current	V <sub>CC</sub> = MAX, See Note 2		50	75		50	75	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

NOTE 2: I<sub>CC</sub> is measured with the inputs grounded and the outputs open.

### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	A or B	Other input low	0 - 15 - 5		7	10.5	ns
<sup>†</sup> PHL	AUIB	Other input low	C <sub>L</sub> = 15 pF,		6.5	10	
tpLH	A or B	Other input high	$R_L = 280 \Omega$ , See Note 3		7	10.5	ns
tPHL	AUD	Other input night	See Note 3		6.5	10	

<sup>¶</sup>tpLH = propagation delay time, low-to-high-level output



 $<sup>\</sup>ddagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



www.ti.com 10-Feb-2010

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
JM38510/07501BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
JM38510/07501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/07501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30502B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SN5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN7486N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7486N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7486N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7486N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS86AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS86AN	ACTIVE	PDIP	N	14	25	Pb-Free	CU NIPDAU	N / A for Pkg Type



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Feb-2010

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						(RoHS)		
SN74LS86AN3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS86AN3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS86ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS86ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS86ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S86D	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86D	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DE4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DE4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DG4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DG4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86N	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86N	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S86N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S86NE4	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86NE4	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86NSR	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSR	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRE4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRE4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRG4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRG4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SNJ5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5486W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ5486W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS86AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS86AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS86AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type



### PACKAGE OPTION ADDENDUM

www.ti.com 10-Feb-2010

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SNJ54LS86AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S86FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 10-Feb-2010

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS86ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS86ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74S86NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 


www.ti.com 10-Feb-2010



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS86ADR	SOIC	D	14	2500	346.0	346.0	33.0
SN74LS86ANSR	SO	NS	14	2000	346.0	346.0	33.0
SN74S86NSR	SO	NS	14	2000	346.0	346.0	33.0

# 14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### FK (S-CQCC-N\*\*)

### **28 TERMINAL SHOWN**

### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





www.ti.com 10-Feb-2010

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
JM38510/07501BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
JM38510/07501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/07501BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30502B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/30502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/30502BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SN5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SN7486N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7486N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7486N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN7486N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS86AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86AN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS86AN	ACTIVE	PDIP	N	14	25	Pb-Free	CU NIPDAU	N / A for Pkg Type



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Feb-2010

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						(RoHS)		
SN74LS86AN3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS86AN3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS86ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS86ANE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS86ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS86ANSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S86D	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86D	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DE4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DE4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DG4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86DG4	ACTIVE	SOIC	D	14	50	TBD	Call TI	Call TI
SN74S86N	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86N	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S86N3	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S86NE4	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86NE4	ACTIVE	PDIP	N	14	25	TBD	Call TI	Call TI
SN74S86NSR	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSR	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRE4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRE4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRG4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SN74S86NSRG4	ACTIVE	SO	NS	14	2000	TBD	Call TI	Call TI
SNJ5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5486J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ5486W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ5486W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS86AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS86AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS86AJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54LS86AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type



### PACKAGE OPTION ADDENDUM

www.ti.com 10-Feb-2010

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SNJ54LS86AW	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S86FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
SNJ54S86W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 10-Feb-2010

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS86ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS86ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74S86NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1


www.ti.com 10-Feb-2010



### \*All dimensions are nominal

7 til dillionorono di o mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS86ADR	SOIC	D	14	2500	346.0	346.0	33.0
SN74LS86ANSR	SO	NS	14	2000	346.0	346.0	33.0
SN74S86NSR	SO	NS	14	2000	346.0	346.0	33.0

# 14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

### FK (S-CQCC-N\*\*)

### **28 TERMINAL SHOWN**

### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004




### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# D (R-PDSO-G14)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications		
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers		
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps		
Interface	interface.ti.com	Energy	www.ti.com/energy		
Logic	logic.ti.com	Industrial	www.ti.com/industrial		
Power Mgmt	<u>power.ti.com</u>	Medical	www.ti.com/medical		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense		
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless-apps		