62E D ■ 8961725 0081295 381 ■ TII5 SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

- Military Operating Temperature Range . . . – 55°C to 125°C
- Processed to MIL-STD-883C, Class B
- Organization ... 64K × 8
- Single 5-V Power Supply
- Pin Compatible With Existing 512K
 EPROMs
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Times

'27C512-20	200 ns
'27C512-25	250 ns
'27C512-30	300 ns

- HVCMOS Technology
- 3-State Output Buffers
- Latchup Immunity of 250 mA on All Input and Output Lines
- 400-mV Minimum DC Noise Immunity With Standard TTL Loads
- Low Power Dissipation
 - Active ... 275 mW (Max)
 - Standby . . . 1.9 mW (Max)

(CMOS Input Levels)

J	PACKA	GET	
(TOP VII	EW)	
Г	- ()	\neg	
A15[1	28	Vcc
A12[2	27	A14
A7[]	3	26	A13
A6[4	25	A8
A5[]	5	24	A9
A4[6	23	A11
A3 🗍	7	22	G/V _{PP}
A2 🗍	8		A10
A1 🗍	9	20	Ē
[0A	10	19	
[[0D	11	18	Q6
Q1 🗍	12	17	Q5
Q2[13	16	Q4

† Package is shown for pinout reference only.

P	PIN NOMENCLATURE					
A0-A15	Address Inputs					
Ē	Chip Enable/Power Down					
GND	Ground					
Q0-Q7	Outputs					
⊻cc	5-V Power Supply					
G/V _{PP}	Output Enable					
GND	Ground					

description

The SMJ27C512 series are 524 288-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54 TTL circuits without the use of external pullup resistors, and each output can drive one Series 54 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The SMJ27C512 is pin compatible with existing 28-pin 512K ROMs and EPROMs. They are offered in a 600-mil dual-in-line ceramic package (J suffix) rated for operation from -55°C to 125°C.

Since this EPROM operates from a single 5-V supply (in the read mode), it is ideal for use in microprocessor-based systems. One other 12–13 V supply is needed for programming, but all programming signals are TTL level. These devices are programmable by either Fast or SNAP! Pulse programming algorithms. Fast programming uses a V_{PP} of 12.5 V and a V_{CC} of 6 V for a nominal programming time of two minutes. SNAP! Pulse programming uses a V_{PP} of 13 V and a V_{CC} of 6.5 V for a nominal programming time of four seconds. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

operation

The seven modes of operation for the SMJ27C512 are listed in the following table. Read mode requires a single 5-V supply. All inputs are TTL level except for V_{PP} during programming (12.5 V for Fast, or 13 V for SNAP! Pulse) and 12 V on A9 for signature mode.

Products conform to specifications for the terrer of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SMJ27C512 62E D ■ 8961725 0081296 218 ■ TII5 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

FUNCTIN				MODI	E			
(PINS)	READ	OUTPUT DISABLE	STANDBY	PROGRAMMING	VERIFY	PROGRAM INHIBIT		ATURE DDE
Ê (20)	VIL	VIL	VIH	V _{IL}	VIL	VIH	V	İL
G/V _{PP} (22)	VIL	VIH	х†	Vpp	٧ _{IL}	Vpp	VIL	
V _{CC} (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	
A9 (24)	×	х	х	х	×	х	V _H ‡	V _H ‡
A0 (10)	×	×	×	х	х	х	VIL	VIH
Q0-Q7							CO	DE
1–13, 15–19)	Data Out	HI-Z	HI-Z	Data In	Data Out	HI-Z	MFG	DEVIC
· - ·-,	1	1					97	85

 $[\]dagger$ X can be V_{IL} or V_{IH}. \dagger V_H = 12 V ± 0.5 V.

read/output disable

When the outputs of two or more SMJ27C512s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the selected SMJ27C512, a low-level signal is applied to the \overline{E} and \overline{G}/V_{PP} pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q0 through Q7.

power down

Active I_{CC} supply current can be reduced from 25 mA to 500 μ A (TTL-level inputs) or 350 μ A (CMOS-level inputs) by applying a high logic signal to the \overline{E} pin. In this mode all outputs are in the high-impedance state.

erasure

Before programming, the SMJ27C512 is erased by exposing the chip through the transparent lid to a high intensity ultraviolet light (wavelength 2537 Å). EPROM erasure before programming is necessary to assure that all bits are in the logic 1 (high) state. Logic 0's (lows) are programmed into the desired locations. A programmed logic 0 (low) can be erased only by ultraviolet light. The recommended minimum ultraviolet light exposure dose (UV intensity × exposure time) is 15 W*s/cm². A typical 12 mW/cm², filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 cm above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the SMJ27C512, the window should be covered with an opaque label.

SNAP! Pulse programming

The 512K EPROM can be programmed using the TI SNAP! Pulse programming algorithm illustrated by the flowchart in Figure 1, which can reduce programming time to a nominal of four seconds. Actual programming time will vary as a function of the programmer used.

Data is presented in parallel (eight bits) on pins Q0 to Q7. Once addresses and data are stable, E is pulsed.

The SNAP! Pulse programming algorithm uses initial pulses of 100 microseconds (μ s) followed by a byte verification to determine when the addressed byte has been successfully programmed. Up to 10 (ten) 100- μ s pulses per byte are provided before a failure is recognized.



9-264

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

62E D ■ 8961725 0081297 154 ■ TII5 SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS0198-SEPTEMBER 1987-REVISED FEBRUARY 1993

The programming mode is achieved with $\overline{G}/V_{PP}=13$ V, $V_{CC}=6.5$ V, and $\overline{E}=V_{IL}$. More than one device can be programmed when the devices are connected in parallel. Locations can be programmed in any order. When the SNAP! Pulse programming routine is complete, all bits are verified with $V_{CC}=5$ V, $\overline{G}/V_{PP}=V_{IL}$, and $\overline{E}=V_{II}$.

fast programming

The 512K EPROM can be programmed using the Fast programming algorithm illustrated by the flowchart in Figure 2. During Fast programming, data is presented in parallel (eight bits) on pins Q0 through Q7. Once addresses and data are stable, \overline{E} is pulsed. The programming mode is achieved when $\overline{G}/V_{PP}=12.5~V$, $V_{CC}=6~V$, and $\overline{E}=V_{IL}$. More than one SMJ27C512 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at $V_{\rm CC}=6$ V. When the full Fast programming routine is complete, all bits are verified with $V_{\rm CC}=5$ V (see Figure 2).

program inhibit

Programming may be inhibited by maintaining a high level input on the E pin.

program verify

Programmed bits may be verified with \overline{G}/V_{PP} and $\overline{E} = V_{IL}$.

signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V \pm 0.5 V. Two identifier bytes are accessed by A0 (pin 10); i.e., A0 = V_{IL} accesses the manufacturer code, which is output on Q0–Q7; A0 = V_{IH} accesses the device code, which is output on Q0–Q7. All other addresses must be held at V_{IL} . Each byte possesses odd parity on bit Q7. The manufacturer code for these devices is 97, and the device code is 85.

latchup immunity

Latchup immunity on the SMJ27C512 is a minimum of 250 mA on all inputs and outputs. This feature provides latchup immunity beyond any potential transients at the P.C. board level when the EPROM is interfaced to industry-standard TTL or MOS logic devices. Input-output layout approach controls latchup without compromising performance or packing density.

For more information see application report SMLA001, "Design Considerations; Latchup Immunity of the HVCMOS EPROM Family", available through TI Sales Offices.



524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY) SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993 Start Address = First Location $V_{CC} = 6.5 \text{ V} \pm 0.25 \text{ V}, \overline{\text{G}}/\text{Vpp} = 13 \text{ V} \pm 0.25 \text{ V}$ Program Mode Program One Pulse = $t_W = 100 \mu s$ Increment Address No Last Address? Yes Address = First Location X = 0Program One Pulse = t_W = 100 μs No Fall Increment Verify X = X + 1X = 10?Address Word Interactive Mode Pass No Last Address? Yes $V_{CC} = 5 V \pm 0.5 V$, $\overline{G}/V_{PP} = V_{iL}$ Device Falled Compare Fall Final All Bytes Verification To Original Data Pass Device Passed

Figure 1. SNAP! Pulse Programming Flowchart



9-266

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

TEXAS INSTR (ASIC/MEMORY)

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993




Figure 2. FAST Programming Flowchart




SMJ27C512 SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} (see Note 1)	0.6 V to 7 V
Supply voltage range, VPP	0.6 V to 14 V
Input voltage range (see Note 1), All inputs except A9	
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)	0.6 V to V _{CC} + 1 V
Minimum operating free-air temperature	55°C
Maximum operating case temperature	
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

Texas V

62E D 8961725 0081301 405 ■ TII5 SMJ27C512 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

recommended operating conditions

				SI	M/SMJ27C M/SMJ27C M/SMJ27C	512-25	UNIT
				MIN	NOM	MAX	
		Read mode		4.5	5	5.5	>
Vcc	Supply voltage (see Note 2)	Fast programming algorithm		5.75	6	6.25	٧
		SNAP! Pulse programming algorithm		6.25	6.5	6.75	٧
-		Fast programming algorithm		12	12.5	13	V
G/V _{PP}	Supply voltage (see Note 3)	SNAPI Pulse pr	ogramming algorithm	12.75	13	13.25	V
		•	TTL	2		V _{CC} +1	V
VIH	High-level input voltage		CMOS	V _{CC} -0.2		V _{CC} +1	V
			TTL	-0.5		0.8	V
VIL	Low-level input voltage		CMOS	GND -0.2		GND +0.2	V
TΑ	Operating free-air temperature			-55			ů
ТС	Operating case temperature					125	ů

NOTES: 2. V_{CC} must be applied before or at the same time as \overline{G}/V pp and removed after or at the same time as \overline{G}/V pp. The device must not be inserted into or removed from the board when \overline{G}/V pp or V_{CC} is applied.

electrical characteristics over full ranges of operating conditions

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	OH High-level ouput voltage		I _{OH} = -400 μA	2.4			>
VOL	Low-level ouput voltage		I _{OL} = 2.1 mA			0.4	٧
1	Input current (leakage)		V _I = 0 to 5.5 V	1		±10	μА
Ю	Output current (leakage)		V _O = 0 to V _{CC}			±10	μΑ
lpp	G/Vpp supply current (during prog	ram pulse)‡	G/V _{PP} = 13 V		35	70	mA
		TTL-input level	V _{CC} = 5.5 V, E = V _{IH}			500	μА
ICC1	VCC supply current (standby)	CMOS-input level	V _{CC} = 5.5 V, E = V _{CC}			325	μΑ
ICC2	VCC supply current (active)		V _{CC} = 5.5 V, E = V _{IL} , t _{cycle} = minimum cycle time, outputs open		35	50	mA

[†] Typical values are at TA = 25°C and nominal voltages.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathbf{f} = \mathbf{1} \ \mathbf{MHz}$

	PARAMETER	TEST CONDITIONS	MIN TYPT	UNIT
Ci	Input capacitance	V _I = 0, f = 1 MHz	6	рF
Co	Output capacitance	V _O = 0, f = 1 MHz	8	pF
C _{G/VPP}	G/Vpp input capacitance	G/Vpp = 0, f = 1 MHz	20	рF

[†] Typical values are at TA = 25°C and nominal voltages.



^{3.} GNPP can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + IPP.

[‡] This parameter has been characterized at 25°C and is not production tested.

SMJ27C512 62E D 8961725 0081302 341 TIIS 524 288-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

switching characteristics over full ranges of recommended operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS	'27C512-20		'27C512-25		'27C512-30		
	, comercia	(SEE NOTE 4)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address	See Figure 3		200		250		300	ns
^t a(E)	Access time from chip enable			200		250		300	ns
ten(G)	Output enable time from G			75		100		120	ns
tdis	Output disable time from G or E, whichever occurs first†		0	60	0	60	0	105	ns
t _V (A)	Output data valid time after change of address, E, or G, whichever occurs first [†]		0		0	-	0		ns

[†] Value calculated from 0.5 V delta to measured level. This parameter is only sampled and not production tested.

recommended timing requirements for programming: V_{CC} = 6 V and V_{PP} = 12.5 V (Fast) or V_{CC} = 6.5 and V_{PP} =13 (SNAP! Pulse), T_A = 25°C (see Note 4)

			MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	Fast programming algorithm	0.95	1	1.05	ms
W(IPGM)	mitial program pulse duration	SNAP! Pulse programming algorithm	95	100	105	μS
tw(FPGM)	Final pulse duration	Fast programming only	2.85		78.75	ms
^t su(A)	Address setup time		2			μS
tdis(G)	Output disable time from G		0		130	μS
tEHD	Data valid from E low				1	μS
^t su(D)	Data setup time		2			μS
t _{su(VPP)}	Vpp setup time		2			μs
tsu(VCC)	V _{CC} setup time		2			μS
^t h(A)	Address hold time		0			μS
th(D)	Data hold time		2			μS
tr(PG)G	VPP rise time		50	*****		ns
th(VPP)	VPP hold time		2			μ\$
t _{rec(PG)}	VPP recovery time		2			μS

NOTE 4: For all switching characteristics and timing measurements input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference page 9, AC testing waveforms).



TEXAS INSTR (ASIC/MEMORY)

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

PARAMETER MEASUREMENT INFORMATION





Figure 3. AC Testing Output Load Circuit

AC testing input/output wave forms



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.



SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

TEXAS INSTR (ASIC/MEMORY)

PARAMETER MEASUREMENT INFORMATION




Figure 4. Read Cycle Timing




Figure 5. Program Cycle Timing



9-272

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77001

TEXAS INSTR (ASIC/MEMORY)_

SGMS019B-SEPTEMBER 1987-REVISED FEBRUARY 1993

TYPICAL SMJ27C512 CHARACTERISTICS

