
SN54LVTH245A, SN74LVTH245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS130T - MAY 1992 - REVISED SEPTEMBER 2003

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- **Support Unregulated Battery Operation** Down to 2.7 V
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)






SN74LVTH245A . . . RGY PACKAGE (TOP VIEW)



SN54LVTH245A . . . FK PACKAGE (TOP VIEW)



description/ordering information

These octal bus transceivers are designed specifically for low-voltage (3.3-V) $m V_{CC}$ operation, but with the capability to provide a TTL interface to a 5-V system environment.

ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	QFN – RGY	Tape and reel	SN74LVTH245ARGYR	LXH245A		
	0010 PW	Tube	SN74LVTH245ADW	1.77110454		
	SOIC - DW	Tape and reel	SN74LVTH245ADWR	LVTH245A		
	SOP - NS	Tape and reel	SN74LVTH245ANSR	LVTH245A		
-40°C to 85°C	SSOP - DB	Tape and reel	SN74LVTH245ADBR	LXH245A		
	TOOOD DW	Tube	SN74LVTH245APW	1 1/10454		
	TSSOP – PW	Tape and reel	SN74LVTH245APWR	LXH245A		
	VFBGA – GQN	T	SN74LVTH245AGQNR	L VI IO 45 A		
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVTH245AZQNR	LXH245A		
	CDIP – J Tube		SNJ54LVTH245AJ	SNJ54LVTH245AJ		
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH245AW	SNJ54LVTH245AW		
	LCCC – FK Tube		SNJ54LVTH245AFK	SNJ54LVTH245AFK		

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

SCBS130T - MAY 1992 - REVISED SEPTEMBER 2003

description/ordering information (continued)


These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

SN74LVTH245A . . . GQN OR ZQN PACKAGE (TOP VIEW)




terminal assignments

	1	2	3	4
Α	A1	DIR	Vcc	OE
В	А3	B2	A2	B1
С	A5	A4	B4	В3
D	A7	B6	A6	B5
Е	GND	A8	B8	B7

FUNCTION TABLE

INP	UTS	ODED ATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DW, FK, J, NS, PW, RGY, and W packages.



SCBS130T - MAY 1992 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO: SN54LVTH245A	96 mA
SN74LVTH245A	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTH245A	48 mA
SN74LVTH245A	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	70°C/W
(see Note 3): DW package	58°C/W
(see Note 3): GQN/ZQN package	78°C/W
(see Note 3): NS package	60°C/W
(see Note 3): PW package	83°C/W
(see Note 4): RGY package	37°C/W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- This current flows only when the output is in the high state and V_O > V_{CC}.
 The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 5)

		SN54LVT	H245A	SN74LVT	LINUT		
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage				2.7	3.6	V
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
loн	High-level output current		-24		-32	mA	
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate		10		10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LVTH245A, SN74LVTH245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS130T - MAY 1992 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	4LVTH2	45A	SN74LVTH245A			LINIT			
PAR	KAMETER	TEST CC	SNOTTIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT			
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	VCC-0	.2		VCC-0	.2					
\ \/ - · ·		$V_{CC} = 2.7 \text{ V},$	I _{OH} = -8 mA	2.4			2.4			V			
VOH		V 2 V	I _{OH} = -24 mA	2									
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2						
		V 07V	$I_{OL} = 100 \mu A$			0.2			0.2				
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5				
1/			I _{OL} = 16 mA			0.4			0.4	V			
VOL		\\ 2\\	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V			
		V _{CC} = 3 V	$I_{OL} = 48 \text{ mA}$			0.55							
			$I_{OL} = 64 \text{ mA}$			VCC-0.2 2.4 0.2 0.2 0.5 0.5 0.4 0.4 0.5 0.55 ±1 ±1 10 10 20 20 1 1 -5 -5 ±100 5 ±100 +100 ±100* ±100 ±100* ±100 0.19 0.19 5 5							
	Control innute	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		±1				±1				
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10)			
l _i		V _{CC} = 3.6 V	V _I = 5.5 V			20			20	μА			
	A or B ports‡		VI = VCC			1			1				
			V _I = 0			-5			-5				
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V						±100	μΑ			
		\\ 2\\	V _I = 0.8 V	75			75						
l(hold)	A or B ports	VCC = 3 V	V _I = 2 V	-75			-75			μA			
i(noid)	/ or B porte	V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V							μ			
IOZPU		$\frac{V_{C}C}{OE} = 0$ to 1.5 V, $V_{O} =$	0.5 V to 3 V,			±100*			±100	μΑ			
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{O} = $\frac{V_{CC}}{OE}$ = don't care	0.5 V to 3 V,			±100*			±100	μΑ			
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19				
Icc		$I_{O} = 0$,	Outputs low		5			5	mA				
		$V_I = V_{CC}$ or GND	Outputs disabled	0.19			0.19						
ΔICC¶		V _{CC} = 3 V to 3.6 V, One Other inputs at V _{CC} or				0.2			0.2	mA			
Ci		V _I = 3 V or 0			4			4		pF			
C _{io}		V _O = 3 V or 0			9			9		pF			

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]Unused terminals are at VCC or GND.

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVTH245A, SN74LVTH245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS130T - MAY 1992 - REVISED SEPTEMBER 2003


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVTH245A				SN74LVTH245A					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V \pm 0.3 V		V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	0.7	3.7		4.2	1.2	2.3	3.5		4	20
^t PHL		A OF B	BOLA	0.7	3.7		4.2	1.2	2.1	3.5		4
^t PZH	O H	A or D	1.2	5.7		7.4	1.3	3.2	5.5		7.1	20
t _{PZL}	OE OE	A or B	1.6	5.7		6.8	1.7	3.4	5.5		6.5	ns
^t PHZ	ŌĒ	A == D	1.8	6.2		6.8	2.2	3.5	5.9		6.5	
t _{PLZ}		A or B	1.8	5.3		5.5	2.2	3.4	5		5.1	ns

 $^{^{\}dagger}$ All typical values are at VCC = 3.3 V, TA = 25°C.

SCBS130T - MAY 1992 - REVISED SEPTEMBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq 2.5~\text{ns}$, $t_f \leq 2.5~\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).




DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.





- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
- E. Package complies to JEDEC MO-241 variation BC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated