- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max $t_{p d}$ of 4.5 ns at 3.3 V
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- $\mathrm{I}_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V $\mathrm{V}_{\mathrm{Cc}}$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 1000-V Charged-Device Model (C101)


## description/ordering information

This 16-bit edge-triggered D-type flip-flop is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

| $1 \overline{O E}{ }_{1}$ |  | 1-CLK |
| :---: | :---: | :---: |
| 1Q1 2 | 47 | 1 D 1 |
| 1Q2 3 | 46 | 1D2 |
| GND 4 | 45 | ] GND |
| 1Q3 5 | 44 | 1D3 |
| 1Q4 6 | 43 | 1D4 |
| $\mathrm{v}_{\mathrm{CC}}[7$ | 42 | $\mathrm{V}_{\mathrm{CC}}$ |
| 1Q5 8 | 41 | ] 1D5 |
| 1Q6 9 | 40 | 1-6 |
| GND 10 | 39 | ] GND |
| 1Q7 ${ }^{11}$ | 38 | 1 D 7 |
| 1Q8 12 | 37 | 1D8 |
| 2Q1 13 | 36 | 2D1 |
| 2Q2 14 | 35 | 2D2 |
| GND 15 | 34 | 4 GND |
| 2Q3 16 | 33 | 2D3 |
| 2Q4 17 | 32 | 2D4 |
| $\mathrm{v}_{\text {CC }}{ }^{18}$ | 31 | $1 \mathrm{v}_{\mathrm{CC}}$ |
| 2Q5 19 | 30 | 2D5 |
| 2Q6 20 | 29 | 12 C 6 |
| GND 21 | 28 | 1 GND |
| 2Q7 22 | 27 | 1]2D7 |
| 2Q8 [23 | 26 | 2D8 |
| $2 \overline{O E}$ [ 24 | 25 | [2CLK |

A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

ORDERING INFORMATION

| $\mathrm{T}_{\text {A }}$ | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SSOP - DL | Tube | SN74LVCH16374ADL | LVCH16374A |
|  |  | Tape and reel | SN74LVCH16374ADLR |  |
|  | TSSOP - DGG | Tape and reel | SN74LVCH16374ADGGR | LVCH16374A |
|  | TVSOP - DGV | Tape and reel | SN74LVCH16374ADGVR | LDH374A |
|  | VFBGA - GQL | Tape and reel | SN74LVCH16374AGQLR | LDH374A |
|  | VFBGA - ZQL (Pb-free) |  | SN74LVCH16374AZQLR |  |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## description／ordering information（continued）

To ensure the high－impedance state during power up or power down，$\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．
Inputs can be driven from either 3．3－V or 5－V devices．This feature allows the use of this device as a translator in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment．

Active bus－hold circuitry holds unused or undriven inputs at a valid logic state．Use of pullup or pulldown resistors with the bus－hold circuitry is not recommended．

The SN74LVCH16374A is particularly suitable for implementing buffer registers，I／O ports，bidirectional bus drivers，and working registers．It can be used as two 8 －bit flip－flops or one 16 －bit flip－flop．On the positive transition of the clock（CLK）input，the Q outputs of the flip－flop take on the logic levels set up at the data （D）inputs．
This device is fully specified for partial－power－down applications using $\mathrm{I}_{\text {off．}}$ The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs， preventing damaging current backflow through the device when it is powered down．

|  | QL OR ZQL PACKAGE （TOP VIEW） |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 |  |  |  | 6 |
|  | にしにしつ |  |  |  |  |  |  |
| B | に（） |  |  |  |  |  |  |
| c | にしたした |  |  |  |  |  |  |
| D | にしに（） |  |  |  |  |  |  |
| E | にけ |  |  |  |  |  |  |
| F | にし（） |  |  |  |  |  |  |
| G | にしにしに |  |  |  |  |  |  |
| H | にけににけ |  |  |  |  |  |  |
| J | にしにに |  |  |  |  |  |  |
| K | にしにした |  |  |  |  |  |  |

terminal assignments

|  | 1 | 2 | 3 | 4 | 5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $1 \overline{\mathrm{OE}}$ | NC | NC | NC | NC | 1CLK |
| B | 1Q2 | 1Q1 | GND | GND | 1D1 | 1D2 |
| C | 1Q4 | 1Q3 | $V_{C C}$ | $V_{C C}$ | 1D3 | 1D4 |
| D | 1Q6 | 1Q5 | GND | GND | 1D5 | 1D6 |
| E | 1Q8 | 1Q7 |  |  | 1D7 | 1D8 |
| F | 2Q1 | 2Q2 |  |  | 2D2 | 2D1 |
| G | 2Q3 | 2Q4 | GND | GND | 2D4 | 2D3 |
| H | 2Q5 | 2Q6 | $V_{C C}$ | $V_{C C}$ | 2D6 | 2D5 |
| J | 2Q7 | 2Q8 | GND | GND | 2D8 | 2D7 |
| K | $2 \overline{\mathrm{O}}$ | NC | NC | NC | NC | 2CLK |

FUNCTION TABLE
（each flip－flop）

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CLK | D | Q |
| L | $\uparrow$ | $H$ | $H$ |
| L | $\uparrow$ | L | L |
| L | H or L | X | $\mathrm{Q}_{0}$ |
| H | X | X | Z |

## logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, and DL packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$



Voltage range applied to any output in the high-impedance or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1)
-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $\mathrm{V}_{\mathrm{O}}$
(see Notes 1 and 2)
-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$


Continuous output current, IO . ...................................................................... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND .................................................... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 3): DGG package ................................... $70^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ...................................... $58^{\circ} \mathrm{C} / \mathrm{W}$
DL package ........................................ $63^{\circ} \mathrm{C} / \mathrm{W}$
GQL/ZQL package ............................... $42^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The value of $\mathrm{V}_{\mathrm{CC}}$ is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 4)

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | Operating | 1.65 | 3.6 |  |
| VCC Supply voltage | Data retention only | 1.5 |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |
| $\mathrm{V}_{\mathrm{IH}} \quad$ High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V |  | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ |  |
| VIL Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{\mathrm{I}} \quad$ Input voltage |  | 0 | 5.5 | V |
|  | High or low state | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Vo Output voltage | 3-state | 0 | 5.5 | $v$ |
|  | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ |  | -4 |  |
| IOH High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -8 | mA |
| IOH High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ |  | 4 |  |
| IOL Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 8 | mA |
| IOL Low-leveloutput current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 |  |
|  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ Input transition rise or fall rate |  |  | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}} \quad$ Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the Tl application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYP $\dagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$ |  | 1.65 V | 1.2 |  |  |
|  | $\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.3 V | 1.7 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  |
|  |  |  | 3 V | 2.4 |  |  |
|  | $\mathrm{I} \mathrm{OH}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  |
| VOL | l OL $=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 1.65 V |  | 0.45 |  |
|  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 2.3 V |  | 0.7 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{\mathrm{I}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $I_{\text {(hold) }}$ | $\mathrm{V}_{1}=0.58 \mathrm{~V}$ |  | 1.65 V | $\ddagger$ |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.07 \mathrm{~V}$ |  |  | $\ddagger$ |  |  |
|  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  |  |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ |  |  | -75 |  |  |
|  | $\mathrm{V}_{\mathrm{I}}=0$ to 3.6 V § |  | 3.6 V |  | $\pm 500$ |  |
| loff | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {I CC }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{l}=0$ | 3.6 V |  | 20 | $\mu \mathrm{A}$ |
|  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{I}} \leq 5.5 \mathrm{~V}$ V |  |  |  | 20 |  |
| $\Delta_{\text {I CC }}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.7 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 5 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 6.5 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This information was not available at the time of publication.
$\S$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
IT This applies in the disabled state only.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | $\ddagger$ |  | $\ddagger$ |  | 150 |  | 150 | MHz |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, CLK high or low | $\ddagger$ |  | $\ddagger$ |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.9 |  | 1.9 |  | ns |
| th | Hold time, data after CLK $\uparrow$ | $\ddagger$ |  | $\ddagger$ |  | 1.1 |  | 1.1 |  | ns |

[^0]switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | $\dagger$ |  | $\dagger$ |  | 150 |  | 150 |  | MHz |
| $\mathrm{tpd}^{\text {d }}$ | CLK | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 4.9 | 1.5 | 4.5 | ns |
| ten | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | † |  | 5.3 | 1.5 | 4.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  | 6.1 | 1.5 | 5.5 | ns |
| $\mathrm{t}_{\text {sk(0) }}$ |  |  |  |  |  |  |  |  |  | 1 | ns |

$\dagger$ This information was not available at the time of publication.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\text {cc }}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\text {cc }}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per flip-flop | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | $\dagger$ | $\dagger$ | 58 | pF |
|  |  | Outputs disabled | $\dagger$ |  | $\dagger$ | 24 |  |  |

$\dagger$ This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as ten.
G. tPLH and tPHL are the same as $t_{p d}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

ZQL (R-PBGA-N56)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-225 variation BA.
D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194

GQL (R-PBGA-N56)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-225 variation BA.
D. This package is tin-lead ( SnPb ). Refer to the 56 ZQL package (drawing 4204437) for lead-free.


| PIM | $\mathbf{2 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: |
| A MAX | 0.380 <br> $(9,65)$ | 0.630 <br> $(16,00)$ | 0.730 <br> $(18,54)$ |
| A MIN | 0.370 <br> $(9,40)$ | 0.620 <br> $(15,75)$ | 0.720 <br> $(18,29)$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MO-118

48 PINS SHOWN


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated


[^0]:    $\ddagger$ This information was not available at the time of publication.

