## SN54HCT244, SN74HCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


SCLS175D - MARCH 1984 - REVISED AUGUST 2003

- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current Outputs Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 13 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers


#### description/ordering information

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HCT244 devices are organized as two 4-bit buffers/drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

SN54HCT244 . . . J OR W PACKAGE SN74HCT244 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



# SN54HCT244 . . . FK PACKAGE (TOP VIEW)



#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 20	SN74HCT244N	SN74HCT244N
	SOIC - DW	Tube of 25	SN74HCT244DW	HCT244
	301C = DW	Reel of 2000	SN74HCT244DWR	HC1244
-40°C to 85°C	SOP - NS	Reel of 2000	SN74HCT244NSR	HCT244
-40 C to 65 C	SSOP – DB	Reel of 2000	SN74HCT244DBR	HT244
		Tube of 70	SN74HCT244PW	
	TSSOP – PW	Reel of 2000	SN74HCT244PWR	HT244
		Reel of 250	SN74HCT244PWT	
	CDIP – J	Tube of 20	SNJ54HCT244J	SNJ54HCT244J
–55°C to 125°C	CFP – W	Tube of 85	SNJ54HCT244W	SNJ54HCT244W
	LCCC – FK	Tube of 55	SNJ54HCT244FK	SNJ54HCT244FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS175D - MARCH 1984 - REVISED AUGUST 2003

## FUNCTION TABLE (each buffer/driver)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (se	ee Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>	c) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±35 mA
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: DB package	70°C/W
•	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS175D - MARCH 1984 - REVISED AUGUST 2003

#### recommended operating conditions (see Note 3)

			SN	54HCT2	44	SN	74HCT2	44	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0.8			0.8	V
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
Δt/Δν	Input transition rise/fall time				500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		v <sub>cc</sub>	Т	A = 25°C	;	SN54H	CT244	SN74H	CT244	UNIT
PARAMETER	1231 00	1EST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vall	\/ı = \/\\\ or \/\\	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
VOH	VI = VIH or VIL	I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3		3.7		3.84		V
Val	\/ı = \/ or \/	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
VOL	VI = VIH or VIL	I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33	V
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	$V_O = V_{CC}$ or 0,	$V_I = V_{IH}$ or $V_{IL}$	5.5 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V			8		160		80	μΑ
ΔI <sub>CC</sub> †	One input at 0.5 V Other inputs at 0 or		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

<sup>†</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	PARAMETER FROM TO		FROM TO	V	T,	Δ = 25°C	;	SN54H	CT244	SN74H	CT244	UNIT
PARAWETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
	А	V	4.5 V		15	28		42		35	20	
<sup>t</sup> pd	^	'	5.5 V		13	25		38		32	ns	
	<del></del>	V	4.5 V		21	35		53		44	20	
t <sub>en</sub>	ŌĒ	1	5.5 V		19	32		48		40	ns	
<b>+</b>	<del></del>	V	4.5 V		19	35		53		44	ns	
<sup>t</sup> dis	ŌĒ	'	5.5 V		18	32		48		40	115	
t <sub>t</sub>		V	4.5 V		8	12		18		15	20	
		Y	5.5 V		7	11		16		14	ns	



## SN54HCT244, SN74HCT244 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS175D - MARCH 1984 - REVISED AUGUST 2003

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	Vaa	T,	λ = 25°C	;	SN54H	CT244	SN74H	CT244	UNIT
PARAMETER	(INPUT)		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
+ .	А		4.5 V		21	45		68		56	ns
<sup>t</sup> pd	A	T	5.5 V		18	40		61		51	115
	t <sub>en</sub> $\overline{\text{OE}}$	<del>OE</del> Y	4.5 V		25	52		79		65	no
<sup>t</sup> en			'	'	5.5 V		22	47		71	
tt		V	4.5 V		17	42		63		53	20
		l Y	5.5 V		14	38		57		48	ns

## operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per buffer/driver	No load	40	pF




#### PARAMETER MEASUREMENT INFORMATION




PARAI	PARAMETER		CL	S1	S2
4	tPZH	1 <b>k</b> Ω	50 pF or	Open	Closed
ten	tPZL	150 pF		Closed	Open
4	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed
tdis	tPLZ	1 K22	50 pr	Closed	Open
t <sub>pd</sub> or	t <sub>pd</sub> or t <sub>t</sub>		50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### W (R-GDFP-F20)

#### **CERAMIC DUAL FLATPACK**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20

#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated