


- Member of Texas Instruments' Widebus™ Family
- OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- D-Type Flip-Flops With Qualified Storage Enable
- Translates Between GTL/GTL+ Signal Levels and LVTTTL Logic Levels
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltages With 3.3-V V<sub>CC</sub>)
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



### description

The SN74GTL16923 is an 18-bit registered bus transceiver that provides LVTTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTTL signal-level translation. This device is partitioned as two 9-bit transceivers with individual output-enable controls and contains D-type flip-flops for temporary storage of data flowing in either direction. This device provides an interface between cards operating at LVTTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

The user has the flexibility of using this device at either GTL (V<sub>TT</sub> = 1.2 V and V<sub>REF</sub> = 0.8 V) or the preferred higher noise margin GTL+ (V<sub>TT</sub> = 1.5 V and V<sub>REF</sub> = 1 V) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTTL logic levels. All inputs can be driven from either 3.3-V or 5-V devices, which allows use in a mixed 3.3-V/5-V system environment. V<sub>REF</sub> is the reference input voltage for the B port.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated

# SN74GTL16923

## 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS674G – AUGUST 1996 – REVISED AUGUST 2001

### description (continued)

Data flow in each direction is controlled by the output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ) and clock (CLKAB and CLKBA) inputs. The clock-enable ( $\overline{CEAB}$  and  $\overline{CEBA}$ ) inputs enable or disable the clock for all 18 bits at a time. However,  $\overline{OEAB}$  and  $\overline{OEBA}$  are designed to control each 9-bit transceiver independently, which makes the device more versatile.

For A-to-B data flow, the device operates on the low-to-high transition of CLKAB if  $\overline{CEAB}$  is low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses  $\overline{OEBA}$ , CLKBA, and  $\overline{CEBA}$ .

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTL16923DGGR	GTL16923

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

### FUNCTION TABLE‡


INPUTS				OUTPUT B	MODE
$\overline{CEAB}$	$\overline{OEAB}$	CLKAB	A		
X	H	X	X	Z	Isolation
H	L	X	X	$B_0^{\S}$	Latched storage of A data
X	L	H or L	X	$B_0^{\S}$	
L	L	↑	L	L	Clocked storage of A data
L	L	↑	H	H	

‡ A-to-B data flow is shown. B-to-A data flow is similar, but uses  $\overline{OEBA}$ , CLKBA, and  $\overline{CEBA}$ .

§ Output level before the indicated steady-state input conditions were established



logic diagram (positive logic)



# SN74GTL16923

## 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS674G – AUGUST 1996 – REVISED AUGUST 2001

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, $I_O$ : A port	48 mA
B port	100 mA
Current into any A-port output in the high state, $I_O$ (see Note 2)	48 mA
Continuous current through each $V_{CC}$ or GND	±100 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	55°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Notes 4 through 7)

		MIN	NOM	MAX	UNIT	
$V_{CC}$	Supply voltage	3.15	3.3	3.45	V	
$V_{TT}$	Termination voltage	GTL	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	
$V_{REF}$	Reference voltage	GTL	0.74	0.8	0.87	V
		GTL+	0.87	1	1.1	
$V_I$	Input voltage	B port	0	$V_{TT}$	V	
		Except B port	0	5.5		
$V_{IH}$	High-level input voltage	B port	$V_{REF} + 50$ mV		V	
		Except B port	2			
$V_{IL}$	Low-level input voltage	B port	$V_{REF} - 50$ mV		V	
		Except B port	0.8			
$I_{IK}$	Input clamp current			–18	mA	
$I_{OH}$	High-level output current	A port		–24	mA	
$I_{OL}$	Low-level output current	A port		24	mA	
		B port		50		
$T_A$	Operating free-air temperature	–40		85	°C	

- NOTES: 4. All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.  
 5. Normal connection sequence is GND first,  $V_{CC} = 3.3$  V, I/O, control inputs,  $V_{TT}$ ,  $V_{REF}$  (any order) last.  
 6.  $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances if the dc recommended  $I_{OL}$  ratings are not exceeded.  
 7.  $V_{REF}$  can be adjusted to optimize noise margins, but normally is two-thirds  $V_{TT}$ .



# SN74GTL16923 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS674G – AUGUST 1996 – REVISED AUGUST 2001

## electrical characteristics over recommended operating free-air temperature range for GTL/GTL+ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$		$V_{CC} = 3.15\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2	V
$V_{OH}$	A port	$V_{CC} = 3.15\text{ V to }3.45\text{ V}$ ,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			V
		$V_{CC} = 3.15\text{ V}$	$I_{OH} = -12\text{ mA}$	2.4			
			$I_{OH} = -24\text{ mA}$	2			
$V_{OL}$	A port	$V_{CC} = 3.15\text{ V to }3.45\text{ V}$ ,	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	V
		$V_{CC} = 3.15\text{ V}$	$I_{OL} = 12\text{ mA}$			0.4	
			$I_{OL} = 24\text{ mA}$			0.5	
	B port	$V_{CC} = 3.15\text{ V to }3.45\text{ V}$ ,	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	
		$V_{CC} = 3.15\text{ V}$	$I_{OL} = 10\text{ mA}$			0.2	
			$I_{OL} = 40\text{ mA}$			0.4	
			$I_{OL} = 50\text{ mA}$			0.55	
$I_I$	B port	$V_{CC} = 3.45\text{ V}$ ,	$V_I = 5.5\text{ V or GND}$			$\pm 5$	$\mu\text{A}$
	A-port and control inputs	$V_{CC} = 3.45\text{ V}$	$V_I = V_{CC}\text{ or GND}$			$\pm 5$	
			$V_I = 5.5\text{ V or GND}$			$\pm 20$	
$I_{off}$		$V_{CC} = 0$ ,	$V_I\text{ or }V_O = 0\text{ to }5.5\text{ V}$			$\pm 100$	$\mu\text{A}$
$I_I(\text{hold})$	A port	$V_{CC} = 3.15\text{ V}$	$V_I = 0.8\text{ V}$			75	$\mu\text{A}$
			$V_I = 2\text{ V}$			-75	
		$V_{CC} = 3.45\text{ V}^\ddagger$ ,	$V_I = 0.8\text{ V to }2\text{ V}$			$\pm 500$	
$I_{OZ}^\S$	A port	$V_{CC} = 3.45\text{ V}$ ,	$V_O = V_{CC}\text{ or GND}$			$\pm 10$	$\mu\text{A}$
$I_{OZH}$	B port	$V_{CC} = 3.45\text{ V}$ ,	$V_O = 1.5\text{ V}$			10	$\mu\text{A}$
$I_{CC}$	A or B port	$V_{CC} = 3.45\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$	Outputs high			60	mA
			Outputs low			60	
			Outputs disabled			60	
$\Delta I_{CC}^\parallel$		$V_{CC} = 3.45\text{ V}$ , A-port or control inputs at $V_{CC}$ or GND, One input at $V_{CC} - 0.6\text{ V}$				500	$\mu\text{A}$
$C_i$	Control inputs	$V_I = 3.15\text{ V or }0$			2.5	3	pF
$C_{io}$	A port	$V_O = 3.15\text{ V or }0$			6	8.5	pF
	B port	$V_O = 3.15\text{ V or }0$			7	9.5	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



# SN74GTL16923

## 18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS674G – AUGUST 1996 – REVISED AUGUST 2001

timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL (unless otherwise noted)

		MIN	MAX	UNIT
$f_{\text{clock}}$	Clock frequency		200	MHz
$t_w$	Pulse duration, CLK high or low	2.5		ns
$t_{\text{su}}$	Setup time	Data before CLK $\uparrow$	2.6	ns
		$\overline{\text{CE}}$ before CLK $\uparrow$	3.3	
$t_h$	Hold time	Data after CLK $\uparrow$	0.1	ns
		$\overline{\text{CE}}$ after CLK $\uparrow$	0	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
$f_{\text{max}}$			200			MHz
$t_{\text{PLH}}$	CLKAB	B	2.2		5.8	ns
$t_{\text{PHL}}$			2.1	6.3		
$t_{\text{dis}}$	$\overline{\text{OEAB}}$	B	1.7		5.3	ns
$t_{\text{en}}$			2	5		
Slew rate	Both transitions		0.5			V/ns
$t_r$	Transition time, B outputs (0.6 V to 1 V)		0.3		2.9	ns
$t_f$	Transition time, B outputs (1 V to 0.6 V)		0.1		3.9	ns
$t_{\text{PLH}}$	CLKBA	A	1.8		5	ns
$t_{\text{PHL}}$			1.7	4.8		
$t_{\text{en}}$	$\overline{\text{OEBA}}$	A	1.3		4.8	ns
$t_{\text{dis}}$			2	4.8		

† All typical values are at  $V_{\text{CC}} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



# SN74GTL16923

## 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS674G – AUGUST 1996 – REVISED AUGUST 2001

**timing requirements over recommended ranges of supply voltage and operating free-air temperature for GTL+ (unless otherwise noted)**

		MIN	MAX	UNIT
$f_{\text{clock}}$	Clock frequency		200	MHz
$t_w$	Pulse duration, CLK high or low	2.5		ns
$t_{\text{su}}$	Setup time	Data before CLK $\uparrow$	2.3	ns
		$\overline{\text{CE}}$ before CLK $\uparrow$	3.3	
$t_h$	Hold time	Data after CLK $\uparrow$	0.1	ns
		$\overline{\text{CE}}$ after CLK $\uparrow$	0	

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature for GTL+ (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP $\dagger$	MAX	UNIT
$f_{\text{max}}$			200			MHz
$t_{\text{PLH}}$	CLKAB	B	2.2	4	5.9	ns
$t_{\text{PHL}}$			2.1	4	6.1	
$t_{\text{PLH}}$	$\overline{\text{OEAB}}$	B	1.9	3.4	5.2	ns
$t_{\text{PHL}}$			1.7	3.1	5.1	
Slew rate	Both transitions		0.5			V/ns
$t_r$	Transition time, B outputs (0.6 V to 1.3 V)		0.6	1.3	2.6	ns
$t_f$	Transition time, B outputs (1.3 V to 0.6 V)		0.4	1.3	3	ns
$t_{\text{PLH}}$	CLKBA	A	1.8	3.5	5.1	ns
$t_{\text{PHL}}$			1.7	3.3	4.9	
$t_{\text{en}}$	$\overline{\text{OEBA}}$	A	1.3	2.9	4.8	ns
$t_{\text{dis}}$			2	3.2	5	

$\dagger$  All typical values are at  $V_{\text{CC}} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .




# SN74GTL16923 18-BIT LVTTTL-TO-GTL/GTL+ BUS TRANSCEIVER

SCBS674G – AUGUST 1996 – REVISED AUGUST 2001


## PARAMETER MEASUREMENT INFORMATION

$$V_{TT} = 1.5 \text{ V}, V_{REF} = 1 \text{ V}$$








LOAD CIRCUIT FOR A OUTPUTS

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



LOAD CIRCUIT FOR B OUTPUTS



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: [Standard Terms and Conditions of Sale for Semiconductor Products](http://www.ti.com/sc/docs/stdterms.htm). [www.ti.com/sc/docs/stdterms.htm](http://www.ti.com/sc/docs/stdterms.htm)

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265