

SN74ALVCHG162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999

- **Member of the Texas Instruments Widebus™ Family**
- **EPIC™ (Enhanced-Performance Implanted CMOS) Sub-Micron Process**
- **A-Port Outputs Have Equivalent 50-Ω Series Resistors and B-Port Outputs Have Equivalent 20-Ω Series Resistors, So No External Resistors Are Required**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Packaged in Thin Very Small-Outline Package**

NOTE: For order entry:
The DBB package is abbreviated to G.

For tape and reel:
The DBBR package is abbreviated to GR.

description

The SN74ALVCHG162280 is a 16-bit to 32-bit registered bus exchanger. This device is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) V_{CC} operation.

The device provides synchronous data exchange between the two ports, A and B. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (\overline{SEL}) input selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output-enable (\overline{OE}) and direction-control (DIR) inputs. DIR is registered to synchronize the bus direction changes with the clock.

**DBB PACKAGE
(TOP VIEW)**

V _{CC}	1	80	V _{CC}
GND	2	79	GND
2B7	3	78	1B8
1B7	4	77	2B8
2B6	5	76	1B9
GND	6	75	GND
1B6	7	74	2B9
2B5	8	73	1B10
1B5	9	72	2B10
V _{CC}	10	71	V _{CC}
2B4	11	70	1B11
1B4	12	69	2B11
2B3	13	68	1B12
1B3	14	67	2B12
GND	15	66	GND
2B2	16	65	1B13
1B2	17	64	2B13
2B1	18	63	1B14
1B1	19	62	2B14
V _{CC}	20	61	V _{CC}
GND	21	60	GND
2D2	22	59	1B15
1D2	23	58	2B15
2D1	24	57	1B16
1D1	25	56	2B16
V _{CC}	26	55	V _{CC}
C1	27	54	A16
C2	28	53	A15
A1	29	52	A14
GND	30	51	GND
A2	31	50	A13
A3	32	49	A12
A4	33	48	A11
V _{CC}	34	47	V _{CC}
A5	35	46	A10
A6	36	45	A9
A7	37	44	A8
GND	38	43	GND
CLK	39	42	\overline{OE}
\overline{SEL}	40	41	DIR



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN74ALVCHG162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999

description (continued)

Two mask bits are provided for both data bytes. The data (D) outputs are controlled by \overline{OE} .

The A-port N-channel output transistors are sized at 450 μm and the P-channel output transistors are sized at 700 μm . All A-port outputs have equivalent 50- Ω series resistors. The B-port N-channel output transistors are sized at 225 μm , and the P-channel output transistors are sized at 560 μm . All B-port outputs have equivalent 20- Ω series resistors.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The switching characteristics are based on 25-pF (A port) and 80-pF (B and D ports) loads, but are tested with the standard 50-pF load.

The SN74ALVCHG162280 is characterized for operation from 0°C to 70°C.



SN74ALVCHG162280
**16-BIT TO 32-BIT REGISTERED BUS EXCHANGER
 WITH BYTE MASKS AND 3-STATE OUTPUTS**

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999

Function Tables

**A-TO-B STORAGE
 ($\overline{OE} = L, DIR = H$)**

INPUTS			OUTPUTS	
\overline{SEL}	CLK	A	1B	2B
H	X	X	1B ₀ [†]	2B ₀ [†]
L	↑	L	L [‡]	L
L	↑	H	H [‡]	H

† Output level before indicated steady-state input conditions were established

‡ Two CLK edges are needed to propagate the data.

**B-TO-A STORAGE
 ($\overline{OE} = L, DIR = L$)**

INPUTS				OUTPUT
CLK	\overline{SEL}	1B	2B	A
↑	H	X	L	L [§]
↑	H	X	H	H [§]
↑	L	L	X	L
↑	L	H	X	H

§ Two CLK edges are needed to propagate the data. The data is loaded in the first register when \overline{SEL} is low and propagates to the second register when \overline{SEL} is high.

**C-TO-D STORAGE
 ($\overline{OE} = L$)**

INPUTS			OUTPUTS	
\overline{SEL}	CLK	C	1D	2D
H	X	X	1D ₀ [†]	2D ₀ [†]
L	↑	L	L [‡]	L
L	↑	H	H [‡]	H

† Output level before indicated steady-state input conditions were established

‡ Two CLK edges are needed to propagate the data.

OUTPUT ENABLE

INPUTS			OUTPUTS		
CLK	\overline{OE}	DIR	A	1B, 2B	1D, 2D
↑	H	X	Z	Z	Z
↑	L	H	Z	Active	Active
↑	L	L	Active	Z	Active


SN74ALVCHG162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER

WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999


logic diagram, A and B ports (positive logic)



SN74ALVCHG162280
16-BIT TO 32-BIT REGISTERED BUS EXCHANGER
WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999

logic diagram, C and D ports (positive logic)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous output current, I_O	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVCHG162280

16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		0.8	V
V _I	Input voltage		0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	V
I _{OH}	High-level output current	A to B	V _{CC} = 3 V	8	mA
		B to A	V _{CC} = 3 V	6	
I _{OL}	Low-level output current	A to B	V _{CC} = 3 V	8	mA
		B to A	V _{CC} = 3 V	6	
Δt/Δv	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		0	70	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	3 V to 3.6 V	V _{CC} -0.2			V
	A to B	I _{OH} = -8 mA	3 V	2			
	B to A	I _{OH} = -6 mA	3 V	2			
V _{OL}		I _{OL} = 100 μA	3 V to 3.6 V			0.2	V
	A to B	I _{OL} = 8 mA	3 V			0.8	
	B to A	I _{OL} = 6 mA	3 V			0.8	
I _I		V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)		V _I = 0.8 V	3 V	75			μA
		V _I = 2 V	3 V	-75			
		V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{OZ} §		V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4			pF
	C port			8.5			
C _O	D port	V _O = V _{CC} or GND	3.3 V	7			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	8.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCHG162280
16-BIT TO 32-BIT REGISTERED BUS EXCHANGER
WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
		MIN	MAX	
f_{clock}	Clock frequency	160		MHz
t_w	Pulse duration, CLK high or low	2.3		ns
t_{su}	Setup time, high or low	A data before CLK \uparrow	1.4	ns
		B data before CLK \uparrow	2	
		C data before CLK \uparrow	1.3	
		DIR before CLK \uparrow	2	
		$\overline{\text{SEL}}$ before CLK \uparrow	2	
t_h	Hold time, high or low	A data after CLK \uparrow	0.3	ns
		B data after CLK \uparrow	0.3	
		C data after CLK \uparrow	0.3	
		DIR after CLK \uparrow	0.3	
		$\overline{\text{SEL}}$ after CLK \uparrow	0.3	


switching characteristics over recommended operating free-air temperature range, $C_L = 25\text{ pF}$ (A port), 80 pF (B and D ports) (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			MIN	MAX	
f_{max}			160		MHz
t_{pd}	CLK	A	1.5	5	ns
		B	1.5	7.4	
		D	1.5	7.2	
t_{en}	CLK	A	1.5	6.2	ns
		B	1.5	9.4	
	$\overline{\text{OE}}$	A	1.5	6	
		B	1.5	9.5	
		D	1.5	7.9	
t_{dis}	CLK	A	1.5	6.4	ns
		B	1.5	7.8	
	$\overline{\text{OE}}$	A	1.5	5	
		B	1.5	7.6	
		D	1.5	6.7	

SN74ALVCHG162280
16-BIT TO 32-BIT REGISTERED BUS EXCHANGER
WITH BYTE MASKS AND 3-STATE OUTPUTS

SCES093C – FEBRUARY 1997 – REVISED JUNE 1999

PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The output is measured with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

DBB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

80 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC : 80 Pin – MO-153 Variation FF
 100 Pin – MO-194 Variation BB

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265