

M27V201

LOW VOLTAGE CMOS 2 Megabit (256K x 8) UV EPROM and OTP ROM

ADVANCE DATA

■ LOW VOLTAGE READ OPERATION

- V_{CC} Range: 3V to 5.5V ($T_A = 0$ to 70° C)

V_{CC} Range: 3.2V to 5.5V (T_A = -40 to 85°C)

ACCESS TIME: 200 and 250ns

■ LOW POWER "CMOS" CONSUMPTION:

Active Current 15mA

- Standby Current 20µA

 SMALL PACKAGES FOR SURFACE MOUNT-ING:

 Ceramic: LCCC32W, ultra-thin 2.8mm (max) height

- Plastic: PLCC32

■ PROGRAMMING VOLTAGE: 12.75V

 PROGRAMMING TIMES OF AROUND 24sec. (PRESTO II ALGORITHM)

 M27V201 IS PROGRAMMABLE AS M27C2001 WITH IDENTICAL SIGNATURE

DESCRIPTION

The M27V201 is a low voltage, low power 2 Megabit electrically programmable memory (EPROM), ideally suited for handheld and portable microprocessor systems requiring large programs. It is organized as 262,144 by 8 bits.

The M27V201 operates in the read mode with a supply voltage as low as 3V (3.2V between -40 to 85°C). The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

Table 1. Signal Names

A0 - A17	Address Inputs
Q0 - Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
P	Program
V _{PP}	Program Supply
Vcc	Supply Voltage
V _{SS}	Ground




Figure 1. Logic Diagram





Table 2. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
T _A	Ambient Operating Temperature:	grade 1 grade 6	0 to 70 -40 to 85	°C
T _{BIAS}	Temperature Under Bias	-	-50 to 125	°C
T _{STG}	Storage Temperature		-65 to 150	°C
V _{IO}	Input or Output Voltages		-0.6 to 7	V
Vcc	Supply Voltage		-0.6 to 7	V
V _{A9}	A9 Voltage		-0.6 to 13.5	V
V _{PP}	Program Supply Voltage		-0.6 to 14	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

Figure 2. LCC Pin Connections



DESCRIPTION (cont'd)

The M27V201 can also be operated as a standard 2 Megabit EPROM (similar to M27C2001) with a 5V power supply.

The 32 pin Window, Leadless Chip Carrier package has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27V201 is offered in Plastic Leaded Chip Carrier package.

DEVICE OPERATION

The modes of operation of the M27V201 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

Read Mode

The M27V201 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}). Data is available at the output after a delay of t_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} - t_{GLQ

Standby Mode

The M27V201 has a standby mode which reduces the active current from 15mA to $20\mu A$ with low voltage operation $V_{CC} \leq 3.2V$ (30mA to $100\mu A$ with a supply of 5.5V), see Read Mode DC Characteristics Table for details. The M27V201 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.



DEVICE OPERATION (cont'd)

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, lcc, has three segments that are of interest to the system designer: the standby current level, the active current level,

and transient current peaks that are produced by the falling and rising edges of $\overline{\mathbb{E}}$. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1\mu F$ ceramic capacitor be used on every device between V_{CC} and V_{SS} . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7\mu F$ bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Programming

The M27V201 has been designed to be fully compatible with the M27C2001. As a result the M27V201 can be programmed as the M27C2001 on the same programmers applying 12.75V on Vpp and 6.25V on Vcc. The M27V201 has the same electronic signature and uses the same PRESTO II algorithm .

Table 3. Operating Modes

Mode	Ē	G	P	A9	V _{PP}	Q0 - Q7
Read	V _{IL}	VIL	x	Х	Х	Data Out
Output Disable	V _{IL}	V _{IH}	X	Х	х	Hi-Z
Program	V _{IL}	V _{IH}	V _{IL} Pulse	Х	V _{PP}	Data In
Verify	V _{IL}	V _{IL}	V _{IH}	Х	V _{PP}	Data Out
Program Inhibit	V _{IH}	Х	Х	Х	V _{PP}	Hi-Z
Standby	V _{IH}	Х	X	Х	Х	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	VIH	V _{ID}	Vcc	Codes

Notes: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	0	1	1	0	0	0	0	1	61h

AC MEASUREMENT CONDITIONS

 Input Rise and Fall Times
 ≤ 20ns

 Input Pulse Voltages
 0.4 to 2.4V

 Input and Output Timing Ref. Voltages
 0.8 to 2.0V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 5. Capacitance $(T_A = 25 \, {}^{\circ}C, f = 1 \, MHz)$

Symbol	Parameter	Test Condition	Min	Max	Unit
Cin	Input Capacitance	$V_{IN} = 0V$		6	pF
Соит	Output Capacitance	V _{OUT} = 0V		12	pF

Note: This parameter is sampled only and not tested 100%.

Table 6. Read Mode DC Characteristics (1)

(TA = 0 to 70 °C; V_{CC} = 3V to 5.5V unless specified; V_{PP} = V_{CC}) (TA = -40 to 85 °C; V_{CC} = 3.2V to 5.5V unless specified; V_{PP} = V_{CC})

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μА
1 _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}	-	±10	μА
lcc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 5MHz, V_{CC} \le 3.2V$		15	mA
,60	обрру облен	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 5MHz, V_{CC} = 5.5V$		30	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
I _{CC2}	Supply Current (Standby)	$\overline{E} > V_{CC} - 0.2V$, $V_{CC} \le 3.2V$		20	μА
1002	CMOS	\overline{E} > V _{CC} - 0.2V, V _{CC} = 5.5V		100	μА
lpp	Program Current	V _{PP} = V _{CC}		10	μА
VIL	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 1	ν
Vol	Output Low Voltage	I _{OL} = 2.1mA		0.4	٧
Voh	Output High Voltage TTL	l _{OH} = -400μA	2.4		V
VOH .	Output High Voltage CMOS	I _{OH} = -100μA	V _{CC} - 0.7V		V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

Table 7. Read Mode AC Characteristics (1)


(TA = 0 to 70 °C; V_{CC} = 3V to 5.5V unless specified; V_{PP} = V_{CC}) (TA = -40 to 85 °C; V_{CC} = 3.2V to 5.5V unless specified; V_{PP} = V_{CC})

Symbol	Alt	Parameter	Test Condition -200		00	-2	Unit	
				Min	Max	Min	Max	
tavov	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		200		250	ns
tELOV	tce	Chip Enable Low to Output Valid	$\overline{G} = V_{1L}$		200		250	ns
tglav	toE	Output Enable Low to Output Valid	Ē = V _{IL}		130		150	ns
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	80	0	80	ns
t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	Ē = V _{IL}	0	80	0	80	ns
taxox	ton	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. This parameter is sampled only and not 100% tested.

Figure 5. Read Mode AC Waveforms



DEVICE OPERATION (cont'd)

When delivered (and after each erasure for UV EPROM), all bits of the M27V201 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to

change a "0" to a "1" is by die exposure to ultraviolet light (UV EPROM). The M27V201 is in the programming mode when V_{PP} input is at 12.75V, and \overline{E} and \overline{P} are at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

Table 8. Programming Mode DC Characteristics (1)

 $(T_A = 25 \text{ °C}; V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; V_{PP} = 12.75 \text{V} \pm 0.25 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
l _{Li}	Input Leakage Current	$V_{IL} \le V_{IN} \le V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
Ірр	Program Current	E = V _{IL}		50	mA
V _{IL}	Input Low Voltage		-0.3	0.8	٧
V _{IH}	Input High Voltage		2	V _{CC} + 0.5	٧
V_{OL}	Output Low Voltage	l _{OL} = 2.1mA		0.4	V
V_{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		٧
V _{ID}	A9 Voltage		11.5	12.5	٧

Note: 1. VCC must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

Table 9. Programming Mode AC Characteristics $^{(1)}$ (TA = 25 °C; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVPL}	tas	Address Valid to Program Low		2		μs
tavpl	t _{DS}	Input Valid to Program Low		2		μs
tvpHPL	tvps	V _{PP} High to Program Low		2		μs
tvchpl	tvcs	V _{CC} High to Program Low		2		μs
telpl	tces	Chip Enable Low to Program Low		2		μs
t _{PLPH}	t _{PW}	Program Pulse Width	-	95	105	μs
t _{PHQX}	t _{DH}	Program High to Input Transition		2		μѕ
taxaL	toes	Input Transition to Output Enable Low		2		μs
t _{GLQV}	toE	Output Enable Low to Output Valid			100	ns
t _{GHQZ} ⁽²⁾	t _{DFP}	Output Enable High to Output Hi-Z		0	130	ns
tghax	tah	Output Enable High to Address Transition		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. This parameter is sampled only and not 100% tested.






Figure 6. Programming and Verify Modes AC Waveforms





PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed, with a guaranteed margin, in around 26 seconds. Programming with PRESTO II involves in applying a sequence of 100µs program pulses to each byte until a correct verify occurs. During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27V201s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27V201 may be common. A TTL low level pulse applied to a M27V201's \overline{E} input, with \overline{P} low and Vpp at 12.75V, will program that M27V201. A high level \overline{E} input inhibits the other M27V201s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{E} and \overline{G} at V_{IL} , \overline{P} at V_{IH} , V_{PP} at 12.75V and V_{CC} at 6.25V.

Electronic Signature

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the M27V201. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V201, with VPP = Vcc = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode.


Byte 0 ($A0=V_{IL}$) represents the manufacturer code and byte 1 ($A0=V_{IH}$) the device identifier code. For the SGS-THOMSON M27V201, these two identifier bytes are given here below, and can be readout on outputs Q0 to Q7. Note that the M27V201 and M27C2001 have the same identifier bytes.

light with wavelengths shorter than approximately 4000Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Årange. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V201 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V201 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V201 window to prevent unintentional erasure. The recommended erasure procedure for the M27V201 is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 uW/cm² power rating. The M27V201 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27V201 is such that erasure begins when the cells are exposed to

ORDERING INFORMATION



For a list of available options of Speed, Package and Temperature Range refer to the Selector Guide in this Data Book or the current Memory Shortform that will be periodically up-dated.

For further information on any aspect of this device, please contact our Sales Office nearest to you.