


# M24C32-W M24C32-R M24C32-F

# 32 Kbit serial I<sup>2</sup>C bus EEPROM

## Features

- Supports the I<sup>2</sup>C bus modes:
  - 400 kHz Fast-mode
  - 100 kHz Standard-mode
- Single supply voltages:
  - 2.5 V to 5.5 V (M24C32-W)
  - 1.8 V to 5.5 V (M24C32-R)
  - 1.7 V to 5.5 V (M24C32-F)
- Write Control input
- Byte and Page Write
- Random and Sequential Read modes
- Self-timed programming cycle
- Automatic address incrementing
- Enhanced ESD/latch-up protection
- More than 1 Million write cycles
- More than 40-year data retention
- Packages
  - SO8, TSSOP8, UFDFPN8 packages: ECOPACK2<sup>®</sup> (RoHS-compliant and Halogen-free)
  - PDIP8 package: ECOPACK1<sup>®</sup> (RoHS-compliant)



# Contents

	Desci	ription	
2	Signa	I desci	ription
	2.1	Serial (	Clock (SCL)
	2.2	Serial I	Data (SDA)
	2.3	Chip E	nable (E0, E1, E2)
	2.4	Write C	Control (WC)
	2.5		ound
	2.6	Supply	voltage (V <sub>CC</sub> )
		2.6.1	Operating supply voltage V <sub>CC</sub>
		2.6.2	Power-up conditions9
		2.6.3	Device reset
		2.6.4	Power-down conditions9
3	Memo	ory org	anization
4	Devic	e oper	ation
	4.1	Start c	ondition
	4.2	Stop co	ondition
	4.3	Acknow	wledge bit (ACK)
	4.4	<b>_</b>	
		Data Ir	nput
	4.5		nput       13         ry addressing       14
	4.5 4.6	Memor	
		Memor Write c	ry addressing 14
	4.6	Memor Write c Byte W	ry addressing
	4.6 4.7	Memor Write c Byte W Page V	ry addressing
	4.6 4.7 4.8	Memor Write c Byte W Page V Minimiz	ry addressing       14         operations       16         /rite       16         Vrite       16
	4.6 4.7 4.8 4.9	Memor Write c Byte W Page V Minimiz Read c	ry addressing14operations16/rite16Vrite16zing system delays by polling on ACK18
	4.6 4.7 4.8 4.9 4.10	Memor Write o Byte W Page V Minimiz Read o Rando	ry addressing14operations16/rite16Vrite16zing system delays by polling on ACK18operations20
	4.6 4.7 4.8 4.9 4.10 4.11	Memor Write o Byte W Page V Minimiz Read o Rando	ry addressing14operations16/rite16Vrite16zing system delays by polling on ACK18operations20m Address Read20



5	Initial delivery state
6	Maximum rating
7	DC and AC parameters 22
8	Package mechanical data 28
9	Part numbering
10	Revision history



# List of tables

Table 1.	Signal names	7
Table 2.	Device select code	1
Table 3.	Address most significant byte	1
Table 4.	Address least significant byte 1	1
Table 5.	Operating modes	4
Table 6.	Absolute maximum ratings	1
Table 7.	Operating conditions (M24xxx-W)22	2
Table 8.	Operating conditions (M24xxx-R) 22	2
Table 9.	Operating conditions (M24xxx-F) 22	2
Table 10.	AC test measurement conditions 22	
Table 11.	Input parameters	
Table 12.	DC characteristics (M24xxx-W, device grade 6)23	
Table 13.	DC characteristics (M24xxx-W, device grade 3)24	
Table 14.	DC characteristics (M24xxx-R - device grade 6)24	4
Table 15.	DC characteristics (M24xxx-F) 2	5
Table 16.	AC characteristics	
Table 17.	PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package mechanical data	8
Table 18.	SO8 narrow – 8 lead plastic small outline, 150 mils body width,	
	package mechanical data	
Table 19.	TSSOP8 – 8 lead thin shrink small outline, package mechanical data	0
Table 20.	UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead	
	2 × 3mm, package mechanical data 3	
Table 21.	Ordering information scheme	
Table 22.	Available M24C32 products (package, voltage range, temperature grade)	
Table 23.	Document revision history	4



# List of figures


Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9.	Logic diagram6DIP, SO, TSSOP and UFDFPN connections7Device select code8Maximum $R_P$ value versus bus parasitic capacitance (C) for an I²C bus10I²C bus protocol10Block diagram12Write mode sequences with $\overline{WC} = 1$ (data write inhibited)15Write mode sequences with $\overline{WC} = 0$ (data write enabled)17Write cycle polling flowchart using ACK18
Figure 10. Figure 11.	Read mode sequences    19      AC test measurement I/O waveform    23
Figure 12.	AC waveforms
Figure 13. Figure 14.	PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package outline
Figure 15. Figure 16.	TSSOP8 – 8 lead thin shrink small outline, package outline
	2 × 3mm, package outline



# 1 Description

The M24C32-W, M24C32-R and M24C32-F devices are  $I^2C$ -compatible electrically erasable programmable memories (EEPROM). They are organized as 4096 × 8 bits.

Figure 1. Logic diagram



 $I^2C$  uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The devices carry a built-in 4-bit device type identifier code (1010) in accordance with the  $I^2C$  bus definition.

The device behaves as a slave in the  $I^2C$  protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a device select code and Read/Write bit ( $\overline{RW}$ ) (as described in *Table 2*), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.



٦

Signal name	Function	Direction
E0, E1, E2	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V <sub>CC</sub>	Supply voltage	
V <sub>SS</sub>	Ground	

### Table 1.Signal names

### Figure 2. DIP, SO, TSSOP and UFDFPN connections

E0 [ 1 8 ] V <sub>CC</sub> E1 [ 2 7 ] WC E2 [ 3 6 ] SCL V <sub>SS</sub> [ 4 5 ] SDA	A101845f
--	----------

1. See *Package mechanical data* section for package dimensions, and how to identify pin-1.



# 2 Signal description

## 2.1 Serial Clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to  $V_{CC}$ . (*Figure 4* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.


# 2.2 Serial Data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to  $V_{CC}$ . (*Figure 4* indicates how the value of the pull-up resistor can be calculated).

# 2.3 Chip Enable (E0, E1, E2)

These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , to establish the device select code as shown in *Figure 3*. When not connected (left floating), these inputs are read as low (0,0,0).





# 2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control ( $\overline{WC}$ ) is driven high. When unconnected, the signal is internally read as V<sub>IL</sub>, and Write operations are allowed.

When Write Control ( $\overline{WC}$ ) is driven high, device select and Address bytes are acknowledged, Data bytes are not acknowledged.

Doc ID 4578 Rev 17



## 2.5 V<sub>SS</sub> ground

 $V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.

# 2.6 Supply voltage (V<sub>CC</sub>)

### 2.6.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see *Table 7*, *Table 8* and *Table 9*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle  $(t_W)$ .

### 2.6.2 **Power-up conditions**

The V<sub>CC</sub> voltage has to rise continuously from 0 V up to the minimum V<sub>CC</sub> operating voltage defined in *Table 7*, *Table 8* and *Table 9*. The rise time must not vary faster than 1 V/ $\mu$ s.

### 2.6.3 Device reset

In order to prevent inadvertent Write operations during power-up, a power on reset (POR) circuit is included. At power-up (continuous rise of  $V_{CC}$ ), the device does not respond to any instruction until  $V_{CC}$  has reached the power on reset threshold voltage (this threshold is lower than the minimum  $V_{CC}$  operating voltage defined in *Table 8* and *Table 9*). Until  $V_{CC}$  passes over the POR threshold, the device is reset and in Standby Power mode.

In a similar way, during power-down (continuous decay of  $V_{CC}$ ), as soon as  $V_{CC}$  drops below the POR threshold voltage, the device is reset and stops responding to any instruction sent to it.

### 2.6.4 Power-down conditions

During power-down (continuous decay of  $V_{CC}$ ), the device must be in Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal Write cycle in progress).








Figure 4. Maximum R<sub>P</sub> value versus bus parasitic capacitance (C) for an I<sup>2</sup>C bus







#### Table 2. Device select code

	Device type identifier <sup>(1)</sup>				Chip Enable address <sup>(2)</sup>			RW
	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	0	E2	E1	E0	RW

1. The most significant bit, b7, is sent first.

2. E0, E1 and E2 are compared against the respective external pins on the memory device.

#### Table 3. Address most significant byte

b15 b14 b13 b12 b11 b10 b9 b8	

#### Table 4. Address least significant byte

b7 b6 b5 b4 b3 b2 b1 b0							
	b7	b6	b5	b4		b1	b0



# 3 Memory organization

The memory is organized as shown in Figure 6.




Figure 6. Block diagram



# 4 Device operation

The device supports the I<sup>2</sup>C protocol. This is summarized in *Figure 5*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.

## 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

## 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop condition at the end of a Write command triggers the internal Write cycle.

## 4.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.

## 4.4 Data Input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.



## 4.5 Memory addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (on Serial Data (SDA), most significant bit first).

The device select code consists of a 4-bit device type identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit device type identifier is 1010b.

Up to eight memory devices can be connected on a single  $I^2C$  bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the device select code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The 8<sup>th</sup> bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

Mode	R₩ bit	WC <sup>(1)</sup>	Bytes	Initial sequence	
Current Address Read	1	х	1	Start, device select, $R\overline{W} = 1$	
Random Address	0	Х	4	Start, device select, $R\overline{W} = 0$ , Address	
Read	1	Х	I	reStart, device select, $R\overline{W} = 1$	
Sequential Read1X $\geq 1$ Similar to Current or Random AddreseRead		Similar to Current or Random Address Read			
Byte Write	0	V <sub>IL</sub>	1	Start, device select, $R\overline{W} = 0$	
Page Write	0	V <sub>IL</sub>	≤ <b>32</b>	Start, device select, $R\overline{W} = 0$	

Table 5. Operating modes

1.  $X = V_{IH} \text{ or } V_{IL}$ .






Figure 7. Write mode sequences with  $\overline{WC} = 1$  (data write inhibited)



## 4.6 Write operations

Following a Start condition the bus master sends a device select code with the Read/Write bit ( $\overline{RW}$ ) reset to 0. The device acknowledges this, as shown in *Figure 8*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data Byte.

Writing to the memory may be inhibited if Write Control ( $\overline{WC}$ ) is driven high. Any Write instruction with Write Control ( $\overline{WC}$ ) driven high (during a period of time from the Start condition until the end of the two address bytes) will not modify the memory contents, and the accompanying data bytes are *not* acknowledged, as shown in *Figure 7*.

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (*Table 3*) is sent first, followed by the Least Significant Byte (*Table 4*). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay  $t_W$ , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

### 4.7 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control ( $\overline{WC}$ ) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 8*.

## 4.8 Page Write

The Page Write mode allows up to 32 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b11-b5) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 32 bytes of data, each of which is acknowledged by the device if Write Control ( $\overline{WC}$ ) is low. If Write Control ( $\overline{WC}$ ) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (inside the page) is incremented. The transfer is terminated by the bus master generating a Stop condition.






Figure 8. Write mode sequences with  $\overline{WC} = 0$  (data write enabled)






Figure 9. Write cycle polling flowchart using ACK

## 4.9 Minimizing system delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time  $(t_w)$  is shown in *Table 16*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in *Figure 9*, is:

- 1. Initial condition: a Write cycle is in progress.
- 2. Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- 3. Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).






Figure 10. Read mode sequences

1. The seven most significant bits of the device select code of a Random Read (in the 1<sup>st</sup> and 4<sup>th</sup> bytes) must be identical.



## 4.10 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{WC}$ ) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

## 4.11 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 10*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

## 4.12 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 10*, *without* acknowledging the Byte.

## 4.13 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 10*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

# 4.14 Acknowledge in Read mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9<sup>th</sup> bit time. If the bus master does not drive Serial Data (SDA) low during this time, the device terminates the data transfer and switches to its Standby mode.



## 5 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).

## 6 Maximum rating

Stressing the device outside the ratings listed in *Table 6* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Min.	Max.	Unit
T <sub>A</sub>	Ambient operating temperature	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
т	Lead temperature during soldering	see n	ote <sup>(1)</sup>	°C
T <sub>LEAD</sub>	PDIP-specific lead temperature during soldering		260 <sup>(2)</sup>	°C
V <sub>IO</sub>	Input or output range	-0.50	6.5	V
I <sub>OL</sub>	DC output current (SDA = 0)	-	5	mA
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) <sup>(3)</sup>	-4000	4000	V

Table 6. Absolute maximum ratings

 Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

2.  $T_{LEAD}$  max must not be applied for more than 10 s.

3. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500  $\Omega$ , R2=500  $\Omega$ )



# 7 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

#### Table 7. Operating conditions (M24xxx-W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
т	Ambient operating temperature (device grade 6)	-40	85	°C
T <sub>A</sub>	Ambient operating temperature (device grade 3)	-40	125	°C

#### Table 8. Operating conditions (M24xxx-R)


Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

#### Table 9. Operating conditions (M24xxx-F)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.7	5.5	V
т	Ambient operating temperature (device grade 6)	-40	85	°C
T <sub>A</sub>	Ambient operating temperature (device grade 5)	-20	85	°C

#### Table 10. AC test measurement conditions

Symbol	Parameter	Min. Max.		Unit
CL	Load capacitance	100		pF
	Input rise and fall times		50	ns
	Input levels	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>		V
	Input and output timing reference levels	$0.3V_{CC}$ to $0.7V_{CC}$		V



#### Figure 11. AC test measurement I/O waveform

#### Table 11.Input parameters

Symbol	Parameter	Test condition	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance (SDA)			8	pF
C <sub>IN</sub>	Input capacitance (other pins)			6	pF
Z <sub>WCL</sub> <sup>(1)</sup>	WC input impedance	$V_{\rm IN} < 0.3 V_{\rm CC}$	50	200	kΩ
Z <sub>WCH</sub> <sup>(1)</sup>	WC input impedance	$V_{IN} > 0.7V_{CC}$	500		kΩ
t <sub>NS</sub> <sup>(1)</sup>	Pulse width ignored (Input filter on SCL and SDA)			100	ns

1. Characterized only.

Symbol	Parameter	Test condition (in addition to those in <i>Table 7</i> )	Min.	Max.	Unit
ILI	Input leakage current (SCL, SDA, E2, E1, E0)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μA
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: Vss or Vcc		± 2	μA
I <sub>CC</sub>	Supply current (Read)	$2.5 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}, \text{ f}_{\text{c}} = 400 \text{ kHz}$		2	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 2.5 V < V <sub>CC</sub> < 5.5 V		5 <sup>(1)</sup>	mA
1	Standby supply current	Device not selected <sup>(2)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5$ V		5	μA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(2)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5$ V		2	μA
V <sub>IL</sub>	Input low voltage (SDA, SCL, WC)		-0.45	0.3V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)		0.7V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage (WC, E0, E1, E2)		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V or}$ $I_{OL} = 3 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	V

Table 12.	DC characteristics	(M24xxx-W, device grade 6)
	DC Characteristics	(IVIZHAAA-VV, UEVILE glaue U)

1. Characterized value, not tested in production.

2. The device is not selected after power-up, after a Read command (after the Stop condition) or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write command).



Symbol	Parameter Test condition (in addition to those in <i>Table 7</i> )		Min.	Max.	Unit
I <sub>LI</sub>	Input leakage current (SCL, SDA, E2, E1, E0)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μA
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: Vss or Vcc		± 2	μA
I <sub>CC</sub>	Supply current (Read)	$2.5 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}, \text{ f}_{\text{c}} = 400 \text{ kHz}$		2	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 2.5 V < V <sub>CC</sub> < 5.5 V		5 <sup>(1)</sup>	mA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(2)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , 2.5 V < $V_{CC}$ < 5.5 V		10	μA
V <sub>IL</sub>	Input low voltage (SDA, SCL, $\overline{\text{WC}}$ )		-0.45	0.3V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)		0.7V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage (WC, E0, E1, E2)		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V or}$ $I_{OL} = 3 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	V

 Table 13.
 DC characteristics (M24xxx-W, device grade 3)

1. Characterized value, not tested in production.

2. The device is not selected after power-up, after a Read command (after the Stop condition) or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write command).

Symbol	Parameter	Test condition (in addition to those in <i>Table 8</i> ) <sup>(1)</sup>	Min.	Max.	Unit
ILI	Input leakage current (SCL, SDA, E2, E1, E0)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μA
I <sub>LO</sub>	Output leakage current	SDA Hi-Z, external voltage applied on SDA: $\rm V_{SS}$ or $\rm V_{CC}$		±2	μA
I <sub>CC</sub>	Supply current (Read)	$V_{CC} = 1.8 \text{ V}, \text{ f}_{c} = 400 \text{ kHz}$		0.8	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 1.8 V < V <sub>CC</sub> < 2.5 V		3 <sup>(2)</sup>	mA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.8$ V		1	μA
V	Input low voltage (SDA, SCL, WC)	1.8 V $\leq$ V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	V
V <sub>IL</sub>	Input low voltage (SDA, SCL, WC)	$2.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} < 5.5~\textrm{V}$	-0.45	0.3 V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)		0.7V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage (WC, E0, E1, E2)		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1 mA, V <sub>CC</sub> = 1.8 V		0.2	V

Table 14. DC characteristics (M24xxx-R - device grade 6)

1. If the application uses the M24C32-R at 2.5 V <  $V_{CC}$  < 5.5 V and -40 °C <  $T_A$  < +85 °C, please refer to *Table 12: DC characteristics (M24xxx-W, device grade 6)* instead of the above table.

2. Characterized value, not tested in production.

3. The device is not selected after power-up, after a Read command (after the Stop condition) or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write command).



Symbol	Parameter	Parameter Test condition (in addition to those in Table 9)		Max.	Unit			
ILI	Input leakage current (SCL, SDA, E2, E1, E0)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μA			
I <sub>LO</sub>	Output leakage current	SDA Hi-Z, external voltage applied on SDA: V <sub>SS</sub> or Vcc		± 2	μA			
I <sub>CC</sub>	Supply current (Read)	V <sub>CC</sub> =1.7 V, f <sub>c</sub> = 400 kHz		0.8	mA			
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 1.7 V < V <sub>CC</sub> < 2.5 V		3 <sup>(1)</sup>	mA			
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(2)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.7$ V		1	μA			
V	Input low voltage (SDA, SCL,	$1.8 \text{ V} \le \text{V}_{\text{CC}} < 2.5 \text{ V}$	-0.45	0.25 V <sub>CC</sub>	V			
V <sub>IL</sub>	WC)	$2.5~\text{V} \leq \text{V}_{CC} < 5.5~\text{V}$	-0.45	0.3 V <sub>CC</sub>	V			
	Input high voltage (SCL, SDA)		0.7V <sub>CC</sub>	6.5	V			
V <sub>IH</sub>	Input high voltage (WC, E0, E1, E2)		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	V			
V <sub>OL</sub>	Output low voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} = 1.7 \text{ V}$		0.2	V			

Table 15. DC characteristics (M24xxx-F)

1. Characterized value, not tested in production.

2. The device is not selected after power-up, after a Read command (after the Stop condition) or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write command).



able 16. AC characteristics									
	Test conditions specified in <i>Table 7</i> , <i>Table 8</i> and <i>Table 9</i>								
Symbol	Alt.	Parameter	Min.	Max.	Unit				
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency		400	kHz				
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600		ns				
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	1300		ns				
t <sub>QL1QL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(2)</sup>	120	ns				
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(3)	(3)	ns				
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(3)	(3)	ns				
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data in set up time	100		ns				
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0		ns				
t <sub>CLQX</sub>	t <sub>DH</sub>	Data out hold time	200		ns				
$t_{CLQV}^{(4)(5)}$	t <sub>AA</sub>	Clock low to next data valid (access time)	200	900	ns				
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	600		ns				
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600		ns				
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition set up time	600		ns				
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300		ns				
t <sub>W</sub>	t <sub>WR</sub>	Write time		5	ms				

#### Table 16. AC characteristics

1. Characterized only, not tested in production.


2. With  $C_L = 10 \text{ pF}$ .

3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $I^{2}C$  specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $f_{C} < 400$  kHz.

4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

5.  $t_{CLOV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either  $0.3V_{CC}$  or  $0.7V_{CC}$ , assuming that  $R_{bus} \times C_{bus}$  time constant is within the values specified in *Figure 4*.





#### Figure 12. AC waveforms



# 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.




Figure 13. PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package outline


1. Drawing is not to scale.

### Table 17. PDIP8 – 8 pin plastic DIP, 0.25 mm lead frame, package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А			5.33			0.2098
A1		0.38			0.0150	
A2	3.30	2.92	4.95	0.1299	0.1150	0.1949
b	0.46	0.36	0.56	0.0181	0.0142	0.0220
b2	1.52	1.14	1.78	0.0598	0.0449	0.0701
С	0.25	0.20	0.36	0.0098	0.0079	0.0142
D	9.27	9.02	10.16	0.3650	0.3551	0.4000
E	7.87	7.62	8.26	0.3098	0.3000	0.3252
E1	6.35	6.10	7.11	0.2500	0.2402	0.2799
е	2.54	-	-	0.1000	-	-
eA	7.62	-	-	0.3000	-	-
eB			10.92			0.4299
L	3.30	2.92	3.81	0.1299	0.1150	0.1500



# Figure 14. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline



1. Drawing is not to scale.

# Table 18. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package mechanical data

Ī	millimeters			inches <sup>(1)</sup>			
Symbol	IIIIIIIIeters			incries. 2			
	Тур	Min	Max	Тур	Min	Max	
А			1.75			0.0689	
A1		0.10	0.25		0.0039	0.0098	
A2		1.25			0.0492		
b		0.28	0.48		0.0110	0.0189	
с		0.17	0.23		0.0067	0.0091	
ccc			0.10			0.0039	
D	4.90	4.80	5.00	0.1929	0.1890	0.1969	
E	6.00	5.80	6.20	0.2362	0.2283	0.2441	
E1	3.90	3.80	4.00	0.1535	0.1496	0.1575	
е	1.27	_	_	0.0500	-	_	
h		0.25	0.50				
k		0°	8°		0°	8°	
L		0.40	1.27		0.0157	0.0500	
L1	1.04			0.0410			






Figure 15. TSSOP8 – 8 lead thin shrink small outline, package outline


1. Drawing is not to scale.

Table 19.	TSSOP8 – 8 lead thin shrink small outline, package mechanical data
-----------	--

Queen la l		millimeters			inches <sup>(1)</sup>	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
А			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413
b		0.190	0.300		0.0075	0.0118
с		0.090	0.200		0.0035	0.0079
СР			0.100			0.0039
D	3.000	2.900	3.100	0.1181	0.1142	0.1220
е	0.650	_	-	0.0256	-	_
E	6.400	6.200	6.600	0.2520	0.2441	0.2598
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
α		0°	8°		0°	8°



# Figure 16. UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, package outline



1. Drawing is not to scale.

2. The central pad (the E2 × D2 area in the above illustration) is internally pulled to  $V_{SS}$ . It should not be connected to any other voltage or signal line on the PCB, for example during the soldering process.


Table 20.	UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead
	2 × 3mm, package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Тур	Min	Мах	Тур	Min	Max
А	0.55	0.50	0.60	0.0217	0.0197	0.0236
A1	0.02	0.00	0.05	0.0008	0	0.0020
b	0.25	0.20	0.30	0.0098	0.0079	0.0118
D	2.00	1.90	2.10	0.0787	0.0748	0.0827
D2	1.60	1.50	1.70	0.0630	0.0591	0.0669
ddd			0.08			0.0031
E	3.00	2.90	3.10	0.1181	0.1142	0.1220
E2	0.20	0.10	0.30	0.0079	0.0039	0.0118
е	0.50	-	-	0.0197	-	-
L	0.45	0.40	0.50	0.0177	0.0157	0.0197
L1			0.15			0.0059
L3		0.30			0.0118	



# 9 Part numbering

#### Table 21. Ordering information scheme



#### P = F6DP26% Chartered

- A = F8L Rousset (only for the WLCSP package)
- 1. ECOPACK1<sup>®</sup> (RoHS-compliant).
- 2.  $ECOPACK2^{
   {I integral} (RoHS-compliant and Halogen-free).$
- ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The high reliability certified flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.
- 4. Used only for device grade 3 and WLCSP packages.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



Package	M24C32-F 1.7 V to 5.5 V	M24C32-R 1.8 V to 5.5 V	M24C32-W 2.5 V to 5.5 V
DIP8 (BN)	-	-	Grade6
SO8N (MN)	-	Grade 6	Grade 3 Grade 6
TSSOP8 (DW)	Grade 5	Grade 6	Grade 6
MLP8 (MB)	Grade 5	Grade 6	-

 Table 22.
 Available M24C32 products (package, voltage range, temperature grade)



# 10 Revision history

Table 23.	Document revision history
-----------	---------------------------

Date	Revision	Changes
22-Dec-1999	2.3	TSSOP8 package in place of TSSOP14 (pp 1, 2, OrderingInfo, PackageMechData).
28-Jun-2000	2.4	TSSOP8 package data corrected
31-Oct-2000	2.5	References to Temperature Range 3 removed from Ordering Information Voltage range -S added, and range -R removed from text and tables throughout.
20-Apr-2001	2.6	Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated References to PSDIP changed to PDIP and Package Mechanical data updated
16-Jan-2002	2.7	Test condition for $I_{LI}$ made more precise, and value of $I_{LI}$ for E2-E0 and $\overline{WC}$ added -R voltage range added
02-Aug-2002	2.8	Document reformatted using new template. TSSOP8 (3x3mm <sup>2</sup> body size) package (MSOP8) added. 5ms write time offered for 5V and 2.5V devices
04-Feb-2003	2.9	SO8W package removedS voltage range removed
27-May-2003	2.10	TSSOP8 (3x3mm <sup>2</sup> body size) package (MSOP8) removed
22-Oct-2003	3.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations. $V_{IL}$ (min) improved to -0.45V.
01-Jun-2004	4.0	Absolute Maximum Ratings for $V_{IO}(\text{min})$ and $V_{CC}(\text{min})$ improved. Soldering temperature information clarified for RoHS compliant devices. Device Grade clarified
04-Nov-2004	5.0	Product List summary table added. Device Grade 3 added. 4.5-5.5V range is Not for New Design. Some minor wording changes. AEC-Q100-002 compliance. $t_{NS}$ (max) changed. $V_{IL}$ (min) is the same on all input pins of the device. $Z_{WCL}$ changed.
05-Jan-2005	6.0	UFDFPN8 package added. Small text changes.





Date	Revision	Changes
		Document converted to new ST template. M24C32 and M24C64 products (4.5 to 5.5V supply voltage) removed. M24C64 and M24C32 products (1.7 to 5.5V supply voltage) added.
		Section 2.3: Chip Enable (E0, E1, E2) and Section 2.4: Write Control (WC) modified, Section 2.6: Supply voltage ( $V_{CC}$ ) added and replaces Power On Reset: VCC Lock-Out Write Protect section.
		T <sub>A</sub> added, <i>Note 1</i> updated and T <sub>LEAD</sub> specified for PDIP packages in <i>Table 6: Absolute maximum ratings</i> .
29-Jun-2006	7	$I_{CC0}$ added, $I_{CC}$ voltage conditions changed and $I_{CC1}$ specified over the whole voltage range in <i>Table 12: DC characteristics (M24xxx-W, device grade 6)</i> .
		$I_{CC0}$ added, $I_{CC}$ frequency conditions changed and $I_{CC1}$ specified over the whole voltage range in <i>Table 14: DC characteristics (M24xxx-R - device grade 6)</i> .
		t <sub>W</sub> modified in <i>Table 16: AC characteristics</i> .
		SO8N package specifications updated (see <i>Figure 14</i> and <i>Table 18</i> ).
		Device grade 5 added, B and P Process letters added to <i>Table 21:</i> <i>Ordering information scheme</i> . Small text changes.
		I <sub>CC1</sub> modified in <i>Table 12: DC characteristics (M24xxx-W, device grade</i>
03-Jul-2006	8	6). Note 1 added to Table 15: DC characteristics (M24xxx-F) and table title modified.
		UFDFPN8 package specifications updated (see <i>Table 20</i> ). M24128-BW- and M24128-BR part numbers added.
17-Oct-2006	9	Generic part number corrected in <i>Features on page 1</i> .
		I <sub>CC0</sub> corrected in <i>Table 13</i> and <i>Table 12</i> .
		Packages are ECOPACK® compliant.
		Available packages and temperature ranges by product specified in <i>Table 22, Table 24</i> and <i>Table 25.</i>
		Notes modified below Table 11: Input parameters.
27-Apr-2007	10	V <sub>IH</sub> max modified in DC characteristics tables (see <i>Table 12</i> , <i>Table 13</i> , <i>Table 14</i> and <i>Table 15</i> ).
		C process code added to <i>Table 21: Ordering information scheme</i> .
		For M24xxx-R (1.8 V to 5.5 V range) products assembled from July 2007 on, $t_W$ will be 5 ms (see <i>Table 16: AC characteristics</i> .
		Small text changes. Section 2.5: $V_{SS}$ ground and Section 4.9: ECC (error correction code) and write cycling added.
		$V_{IL}$ and $V_{IH}$ modified in Table 14: DC characteristics (M24xxx-R - device
27-Nov-2007	11	<i>grade 6).</i> JEDEC standard reference updated below <i>Table 6: Absolute maximum</i>
		<i>ratings</i> . Package mechanical data inch values calculated from mm and rounded to 4 decimal digits (see <i>Section 8: Package mechanical data</i> ).

 Table 23.
 Document revision history (continued)



Date	Revision	Changes
18-Dec-2007	12	Added Section 2.6.2: Power-up conditions, updated Section 2.6.3: Device reset, and Section 2.6.4: Power-down conditions in Section 2.6: Supply voltage ( $V_{CC}$ ). Updated Figure 4: Maximum $R_P$ value versus bus parasitic capacitance ( <i>C</i> ) for an $P^2$ C bus. Replace M24128 and M24C64 by M24128-BFMB6 and M24C64-FMB6, respectively, in Section 4.9: ECC (error correction code) and write cycling. Added temperature grade 6 in Table 9: Operating conditions (M24xxx- F). Updated test conditions for $I_{LO}$ and $V_{LO}$ in Table 12: DC characteristics (M24xxx-W, device grade 6), Table 13: DC characteristics (M24xxx-W, device grade 3), and Table 14: DC characteristics (M24xxx-R - device grade 6). Test condition updated for $I_{LO}$ , and $V_{IH}$ and $V_{IL}$ differentiate for 1.8 V $\leq$ $V_{CC} < 2.5$ V and 2.5 V $\leq$ $V_{CC} < 5.5$ V in Table 15: DC characteristics (M24xxx-F). Updated Table 16: AC characteristics, and Table 17: AC characteristics (M24xxx-F). Updated Figure 12: AC waveforms. Added M24128-BF in Table 25: Available M24C32 products (package, voltage range, temperature grade). Process B removed from Table 21: Ordering information scheme.
30-May-2008	13	Small text changes. C <i>Process</i> option and Blank <i>Plating technology</i> option removed from <i>Table 21: Ordering information scheme</i> .
15-Jul-2008	14	WLCSP package added (see <i>Figure 3: WLCSP connections (top view, marking side, with balls on the underside)</i> and <i>Section 8: Package mechanical data). Section 4.9: ECC (error correction code) and write cycling</i> updated.
16-Sep-2008	15	I <sub>OL</sub> added to <i>Table 6: Absolute maximum ratings</i> . <i>Table 24: Available M24C32 products (package, voltage range, temperature grade)</i> and <i>Table 25: Available M24C32 products (package, voltage range, temperature grade)</i> updated.

 Table 23.
 Document revision history (continued)



Date	Revision	Changes
05-Jan-2009	16	I2C modes supported specified in <i>Features on page 1</i> . Note removed from <i>Table 15: DC characteristics (M24xxx-F)</i> . Small text changes.
07-Dec-2009	17	64 and 128 Kbit densities removed. ECOPACK status of packages specified <i>on page 1</i> and in <i>Table 21:</i> <i>Ordering information scheme.</i> <i>Section 2.6.2: Power-up conditions</i> updated. <i>Figure 4: Maximum</i> $R_P$ <i>value versus bus parasitic capacitance (C) for an</i> $l^2C$ <i>bus</i> updated. ECC section removed. $t_{NS}$ modified in <i>Table 11: Input parameters.</i> $I_{CC1}$ and $V_{IH}$ updated in <i>Table 12: DC characteristics (M24xxx-W, device grade 6), Table 13: DC characteristics (M24xxx-W, device grade 3), Table 14: DC characteristics (M24xxx-F).</i> Note added to <i>Table 14: DC characteristics (M24xxx-F).</i> Note added to
		Table 16: AC characteristics modified.Figure 12: AC waveforms modified.Note added below Figure 16: UFDFPN8 (MLP8) – 8-lead ultra thin fine pitch dual flat package no lead 2 × 3mm, package outline.Small text changes.

 Table 23.
 Document revision history (continued)



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 4578 Rev 17

