### **EF6809**

#### 8-BIT MICROPROCESSING UNIT

The EF6809 is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming

This third generation addition to the 6800° Family has major architectural improvements which include additional registers, instructions, and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809 has the most complete set of addressing modes available on any 8 bit microprocessor today.

The EF6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller appaications.

#### EF6800 COMPATIBLE

- Hardware Interfaces with All 6800 Peripherals
- Software Upward Source Code Compatible Instruction Set and Addressing Modes

### ARCHITECTURAL FEATURES

- Two 16-Bit Index Registers
  - Two 16-Bit Indexable Stack Pointers
- Two 8 Bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

#### HARDWARE FEATURES

- On-Chip Oscillator (Crystal Frequency = 4 x E).
- DMA/BREQ Allows DMA Operation on Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use with Slow Memory
- Interrupt Acknowledge Output Allows Vectoring by Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use with Slower Memories
- Early Write Data for Dynamic Memories


#### SOFTWARE FEATURES


- 10 Addressing Modes
  - 6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
  - · Long Relative Branches
  - Program Counter Relative
  - True Indirect Addressing
  - Expanded Indexed Addressing
    - 0-, 5-, 8-, or 16-Bit Constant Offsets
    - 8- or 16-Bit Accumulator Offsets
    - Auto Increment Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 × 8 Unsigned Multiply
- 16-Bit Arithmetic
  - Transfer: Exchange All Registers
- Push: Pull Any Registers or Any Set of Registers
- Load Effective Address

#### **HMOS**

(HIGH DENSITY N-CHANNEL, SILICON-GATE)

8-BIT MICROPROCESSING UNIT





Ref.01115 DSS

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Village	** .		1
narat Vinte pe		3	T.
Oberato y Temperatuse Harup		· · · · · · · · · · · · · · · · · · ·	
£ £6809, £ £68A09, £ £5559	- 1 'a [		1
E16809 EF68A09, EF68E09 V suff.x		47 + 36	-
F16609 EF68A00 M 4.11 €		-65 to +125	
Storage femilierature Bange		Wy · · · · · · · · · · · · · · · · · · ·	1

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	1 0.3
Thermal Repustance	Symbol	value	Unit
Ceram - Gerdon	θ ΙΑ	5u	C w
Prastic.		60 100	

If is deviced intains of upon prince the control address tan age due of in principal, states in Hearth Theast in wever in kind wised that normal presentations per taken it, avoid application of any vistage in green maximum rated ivolages in this inglining predance occur. Be admission to the predance of unused nouts are hearthly in the production of the

#### POWER CONSIDERATIONS

The average chip junction temperature, T<sub>J</sub>,  $m \in C$  can be obtained from  $\frac{1}{J} = TA + iPD \bullet \theta_{J}A.$  (1) Where:  $\frac{1}{L} \equiv Ambient \ Temperature, \ ^{C}C$ 

 $\theta_{\rm JA}$  = Package Thermal Resistance, Junction to Ambient, °C W

PD≡PINT + PPORT

PtNT≡TCC×VCC, Watts → Chip Internat Power
PPORT≡Port Power Dissipation, Watts → User Determined

For most applications PPORT ≪PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads."

An approximate relationship between PD and Ty lift PPORT is neglected) is:

PD = K - (TJ + 273°C)

Solving equations 1 and 2 for K gives:

K = PD•(TA + 273°C; + θJA•PD2

(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and Ty can be obtained by solving equations (1) and (2) iteratively for any value of TA.


**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> - 5.0 V  $\pm$ 5%, V<sub>SS</sub> = 0, T<sub>A</sub> = T<sub>ξ</sub> to T<sub>H</sub> unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
Input High Voltage	l.ogic, EXTAL RESET	V <sub>iH</sub> V <sub>iHB</sub>	VSS + 20 VSS + 40		Vcc Vcc	v
input Low Voltage	Logic, EXTAL, RESET	VIL	Vss - 03	-	V <sub>SS</sub> + 0.8	V
Input Leakage Current IV <sub>ID</sub> = 0 to 5.25 V, V <sub>CC</sub> = Plaxi	Logic	I <sub>I/1</sub>	-	-	25	μА
dc Output High Voltage  **ILload = - 205 µA, VCC - mm **ILload = - 145 µA, VCC - mm **ILload = - 100 µA, VCC - mm **Ilload = -	D0 D7 A0 A15, R·W, Q, E BA, BS	∨он	VSS+24 VSS+24 VSS+24		• _	v
dc Output Low Voltage - IlLgad = 2.0 mA, VCC - mail		VOL	-		V <sub>SS</sub> + 05	V
Internal Power Dissipation (Measured at TA = 0. C in S	teady State Operation	PINT		-	1.0	N
Capacitance *						·
(V <sub>III</sub> = 0, T <sub>A</sub> = 25 °C, *** 1.6 MHz)	D0-D7, RESET Logic Inputs, EXTAL, XTAL	C. <sub>r</sub> .	-	10 10	15 15	pF
	A0 A15, R W, BA, BS	Cout	-		15	ρF
Frequency of Operation (Crystal or External Input)	EF6809 E+68A09 EF68B09	fxTA <sub>2</sub>	0 4 0 4 0 4	-	4 6 8	Мнг
Hi-Z (Off State) Input Current (V <sub>In</sub> = 0.4 to 2.4 V, V <sub>CC</sub> = max)	D0-D7 A3-A15, R ₩	*Si		2.0	10 100	μА

<sup>\*</sup>Capacitances are periodically tested rather than 100% tested.

2/39

FIGURE 1 -- BUS TIMING



#### BUS TIMING CHARACTERISTICS See Notice 1 and 1

ident.	Characteristics	Symbol	EF6809		€F6	BA09	EF68B09		Unit
Number	Characteristics	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	List to I had tSee Note 5	10.	1.0	10	0.667	10	0.5	10	μS
2	Fuse Wart Ecow	₽V.E.	430	5000	290	5000	210	5000	s
.3	Pusse Wide of respe	PWile	450	15500	280	15700	220	15700	ns.
.4	Chark Research Fast Etra	5. 5.		25		25		20	ns
k.	Fruse Wilth Qurrep	υν, DH	430	5000	280	5000	210	5000c	r·S
F.	Frank With Blow	PWGI	450	1550C	280	15700	220	15700	r's
	Octav Teachter G. R. o.	'AVS	20°C	250	30	165	80	125	rs
13	Address Hold Time Topic National	'Дн	20		20		20	<b>†</b>	r S
16	BA BS, R. W. and Address Vala Time 5 (2.8)e	140	50		25		15		5
17	Read Data Setup for in	1088	8C		ΰÜ		-40		115
18	Read Data Hold Time	.DHB	10		10		10		S
20	Data Disas Time from Q	'DDQ		200		140		113	~5
	Write Data Hold Time *	DHW	30		36		30	1	- · · S
. 4	Usafter Access 1 mer (Sirk Notes 3)	*ACC	695		440		33C	t	r-s
	Processor Control Setup Trace MRDA Interrupt FTTA BRECHALT, RESTORAGIONS 6 (8) 4 (5) [2] and [3]	.E.C.4	20 X		140		110		r-5
	Crystar Oscillator Start 1 me. Egyster or in 1.1	1AC		100		:00		1.90	*115
	Processor Control Rise and Fac Circle Figures 6 and 41	tech tech		100		100		100	-75

<sup>\*</sup>Addo is and data bold times are periode a contentrate of the 1986 posted

#### Notes

<sup>1.</sup> Virially evens shown are  $V_{\parallel} \leq 0.4 \ V_{\parallel} \approx 2.4 \ V_{\parallel}$  across inherwise specified

<sup>2.</sup> Measurement points shown are C6 V and 2 CV, unless, threates specified 3. Usable access time is computed by 1.4. Zingx + 10. 17. 4. Find time + (3) it in BA and BS is not seeded.

1. Mastroin (b) during MPDN or DMA\_BREC\_C16 µs.

#### FIGURE 2 - EF6809 EXPANDED BLOCK DIAGRAM





FIGURE 3 - BUS TIMING TEST LOAD



C = 30 pF for BA, BS130 pF for D0-D7, E, Q = 90 pF for A0-A15, R/W B = 11.7 kΩ for D0-D7 16.5 kΩ for A0-A15, E, Q, R/ $\overline{W}$ 24 kΩ for BA, BS

#### PROGRAMMING MODEL

As shown in Figure 4, the E16809 adds three registers to the set available in the EF6800. The added registers include a direct page register, the user stack pointer, and it is econd-index register.

#### ACCUMULATORS (A, B, D)


The A and B registers are general purpose accumulators which are used for antimetric calculations and man pulation of data.

Certain instructions concatenate the A and B registers to form a single 16 bit anounciator. The is returned to us the D register, and is formed with the A register as the most significant byte.

#### DIRECT PAGE REGISTER (DP)

The direct page register of the EF6809 serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure 6800 compatibility, all bits of this register are cleared during processor reset.

FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT



#### INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of uddressing. The 16-bit address in this tegister takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decrement ed to point to the next item of tubular type data. All four pointer registers (X, Y, U, S) may be used us index registers.

#### STACK POINTER (U,S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the EF6809 point to the top of the stack, in contrast to the EF6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with case Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the EF6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.


#### PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

#### CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 5

#### FIGURE 5 - CONDITION CODE REGISTER FORMAT



## CONDITION CODE REGISTER DESCRIPTION

#### BIT 0 (C)

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a "borrow" from subtract-like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

#### BIT 1 (V)

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB 1.

#### BIT 2 (Z)

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

#### BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

#### BIT 4 (I)

Bit 4 is the IRQ mask bit. The processor will not recognize interrupts from the IRQ line if this bit is set to a one. NMI, FIRQ, IRQ, RESET, and SWI all set I to a one. SWI2 and SWI3 do not affect I.

#### BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8 bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions

#### BIT 6 (F

Bit 6 is the FIRO mask bit. The processor will not recognize interrupts from the FIRO line if this bit is a one NMI, FIRO, SWI, and RESET all set F to a one  $\overline{\mbox{IRO}}$ , SWI2, and SWI3 do not affect F

#### BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

#### PIN DESCRIPTIONS

### POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is  $\pm 5.0~V~\pm 5\%$  .

#### ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF16,  $R/\overline{W}=1$ , and BS=0, this is a "dummy access" or  $\overline{\text{VMA}}$  cycle. Addresses are valid on the rising edge of Q. All address bus drivers are made high impedance when output bus available (BA) is high. Each pin will drive one Schottky TTL load or four LSTTL loads, and 90 pF.

#### DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads, and 130 pF.

#### READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus.  $R/\overline{W}$  is made high impedance when BA is high.  $R/\overline{W}$  is valid on the rising edge of  $\Omega$ .

#### RESET

A low level on this Schmitt trigger input for greater than one bus cycle will reset the MPU, as shown in Equip 6. The reset vectors are fetched from locations FFFF 16 and FFF 16. (Table 1) when interrupt acknowledge is true, IBA+BS = 1. During initial power on, the RESET line should be held low until the clock oscillator is fully operational. See Figure 7.

Because the EF6809 RESET pin has a Schmitt-rigger or put with a threshold voltage higher than that of standard peripherals, a simple R. C. network may be used to reset meetire system. This higher threshold voltage ensures that a peripherals are out of the reset state perior the problems.

#### HALT

A low level on this input pie will cause the MPs, to star running at the end of the present instruction and remainhalted indefinitely without loss of data. When halted the BA output is driven high indicating the bases are high in pedance. BS is also high which indicates the processor site halt or bus grant state. While hatted, the MPs, will not respond to external real time requests (EIRO), IRO authough DMA/BREO will always be accepted, and NMI or RESET will be latched for later response. During the halt state. O and if continue to run normally. If the MPU is not renning (RESET) DMA/BREO), a halted state (BA+BS = 1) can be achieved by pulling HALT low while RESET is still low. If DMA BRIO and HALT are both pulled low, the processor will reach the last cycle of the instruction (by reverse cycle stealing), wherethe machine will the become halted. See Figure 8.

#### BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an external control signal which makes the MOS busies at the 1000 map impedance. This signal does not imply that the two will be available for more than one cycle. When BA goes tow idead cycle will elapse before the MPU acquires the fuzz.

The bus status output signal, where decoded with BA represents the MPU state (valid with leading edge of Q).

MPU	State	MPU State Definition		
ВА	BS			
0	0	Normal (Roming)		
0	1	Interrupt or Reser Acknowledge		
1	0	Sync Acknowledge		
1	1	Halt or Bus Grant Auknowledge		







FIGURE 7 — CRYSTAL CONNECTIONS AND OSCILLATOR START UP



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified


Y1	Cin	Cout
8 MHz	18 pF	18 p∔
6 MHz	20 pF	20 pF
4 MHz	24 pF	24 pF






	3.58 MHz	4.00 MHz	6.0 MHz	8.0 MHz
RS	60 Ω	50 D	30-50 Ω	20-40 Ω
CO	3.5 pF	6.5 pF	4-6 pF	4-6 pF
C1	0.015 pF	0.025 pF	0.01-0 02 pF	0 01 0 02 pi
Q	>40 k	>30 k	> 20 k	> 20 K

NOTE. These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.



8/39

### FIGURE 8 — HALT AND SINGLE INSTRUCTION EXECUTION FOR SYSTEM DEBUG



NOTE. Waveform measurements for all inputs and outputs are specified at logic high 20% and logic few 0.8 V unless otherwise specified.

INTERRUPT ACKNOWLEDGE is indicated stiening rooth cycles of a hundware vector forth (RESET NM, FIRQ IPO SW), SWI2, SWI3, This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by desice. See Table 1.

SYNC ACKNOWLEDGE is indicated while the MPV is waiting for external synchronization on an interrupt line.

 $\ensuremath{\mathsf{HALT/BUS}}$  GRANT is true when the MC0809 is in a half or bus grant condition

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

	Map For ocations	Interrupt Vector	
\15	LS	Description	
FFFE	FFFF	RESET	
FFEC	0444	NMi	
FFFA	FFFB	SW:	
FFF8	FFF9 .	ŌÐ	
FFF6	EEE/	F BQ	
FFF4	6669	SW/2	
FFF2	3183	SW 3	
FEFO	1111	Reserved	

#### NON MASKABLE INTERRUPT (NMI) \*

A regative transition or, this input requests that a non-maskable interrupt sequence by generated. A non-mask pre-

In the first council by the field by the program, and also has a higher or only then FIRQ. IRQ, or software interrupts. During recognition or an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized unto the first program load of the hardware stack pointer of S. The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

#### FAST-INTERRUPT REQUEST (FIRQ)\*


A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (FI in the CC is clear. This sequence has priority over the standard interrupt request il $\overline{\text{RO}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

#### INTERRUPT REQUEST (IRQ)\*


A low level input on this pin will initiate an interrupt request signerice provided the mask bit IB in the CC is clear since IRO stacks the entire machine state it provides a slower response to interrupts than FIRO, IRO also has a lower priority than FIRO. Again, the interrupt service routine should clear the source of the interrupt before doing an RT-See Figure 9.

9/39

<sup>\*</sup>NMI, FIRQ, and IRQ requests are sampled on the failing ridge of Q. One cycle is required for synomonization before these interrupts are recognized. The pending interrupts within the Serviced and FIRQ do not the sample completion of the correct instruction that may not be recognized. However, NMI is ratched and need only remain low for one cycle. No attenuate are recognized and fire correct instruction that may not be recognized. However, NMI is ratched and need only remain low for one cycle. No attenuate are recognized or and rid between the failing edge of RESET and the rising edge of BS indicating RESET acknowledge.



NOTE Waveform measurements for all injuris and outputs are specified at logic high. 2.0 V and logic low - 0.8 V unless otherwise specified in the hown for releasing only.



#### XTAL. EXTAL

These inputs are used to connect the on-chip oscillator to an external parallel resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Figure 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

#### E, Q

E is similar to the EF6800 bus timing signal phase 2, Q is a quadrature clock signal which leads E. Q has no parrellel on the EF6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of £. Timing for E and Q is shown in Figure 11.

#### MRDY\*

This input control signal allows stretching of E and Q to extend data access time. E and Q operate normally white MRDY is high. When MRDY is low. F and Q may be stretched in integral multiples of quarter Carb us cycles, thus allowing interface to slow memorics, as shown in Figure 12(a) During non-valid memory access VMA cyclest, MRDY has no effect on stretching F and Q, this inhibits slowing the processor during "don" care" bus accesses. MRDY may also be

used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA\_BREO).


#### DMA/BREQ\*

The DMA\_BREQ input provides a method of sersper dirig execution and acquiring the MPC bus for another use, as shown in Figure 13. Typical uses include DMA and dynamic memory refresh.

A low level on this pin will stop instruction execution at the end of the current cycle unless pre-empted by setting BA and BSE 0 by setting BA and BS to a one. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-offresh requires one bus cycle with a leading and trailing dead cycle. See Figure 14. The self-retresh counter is only cleared if DMA\_BRE0 is mactive for two or more MPU cycles.

Typically, the DMA controller will request to the 25 has by asserting DMA\_BREO pin low on the leading edge of the When the MPU repressive setting BA and BS to a constitute with be a dead coner used to transfer his misting in the DMA controller.

False memory accesses may be prevented divergingly lead cores by developing a system DMAVVA signal 2001. TOW in any cycle when BA has changed



NOTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless otherwise specified


The on-board clock generator furnishes E and Q to both the system and the MPU. When MRDY is pulled low, both the system clocks and the internal MPU clocks are stretched. Assertion of DMA-BREQ input rotops the internal MPU clocks while allowing the external system clocks for RUN (i.e., release the bus to a DMA-controller). The internal MPU clocks resume operations the DMA-BREQ is released or after 16 bus, acres 114 DMA, two dead), whichever occurs first. While DMA-BREQ is asserted it is sometimes necessary to pull MRDY low to allow DMA-BREQ is when the internal MPU clocks, care must be exercised not its violate the maximum toyo specification for MRDY on DMA-BREQ. (Maximum toyo MPDY or DMA-BREQ is 16 ps.).

When BA goes low reather as a result of DMA\_BREQ = is Gerar MPU set retrests the DMA device should be taken of the bia. Another dead cycle was eapse before the MPU lacesses memory to allow transfer of bias mastership souths of contention.

#### MPU OPERATION

During normal operation, the MPU fetches an instruction than memory and then executes the requested function.

This sequence begins after RESET and is repeated indefinitely unless aftered by a special instruction or hardware occurrence. Software instructions that a ter normal MPU operation are. SWi, SWi2, SWi3, CWAI, RTI, and SYNC. An interrupt. HALT, or DMA\_BREQ can also a ter the normal execution of instructions. Figure 15 slustrates the flowchart for the EF6809.






FIGURE 13 - TYPICAL DMA TIMING (< 14 CYCLES)






FIGURE 14 — AUTO-REFRESH DMA TIMING (>14 CYCLES) (REVERSE CYCLE STEALING)



<sup>\*</sup> DMAVMA is a signal which is developed externally, but is a system requirement for DMA

NQTE: Waveform measurements for all inputs and outputs are specified at logic high 2.0 V and logic low 0.8 V unless attenwise specified



#### ADDRESSING MODES

The basic instructions of unit on puter are great, entrained by the presence of couterful addressing modes. In EF6809 has the most complete set of factorsseign modes available on any microcomputer today. For exemple, the EF6809 has 59 basic instructions, provided in the course had different variators of instructions and addressing modes. The addressing modes is be addressing modes are addressing modes are supported by the EF6809.

Inherent includes agramulator

-mmediate

Extended

Extended Indirect

Direct

Register

indexed

Zero Offset

Constant Offset Accumulator Offset

Auto Increment Decrement

indexed indirect

Relative

Short Long Relative Branching

- Program Counter Beiat de Addressina

#### INHERENT (INCLUDES ACCUMULATOR)

in this addressing mode, the repeat of the instruction contains all the address information necessar. Even pass of inherent addressing are ABX, DAA, SWI, ASRA, and CLRB.

#### IMMEDIATE ADDRESSING

In immediate addressing, the effect relatives of the data is the location immediate, tolorung the ran oder either data to be used in the instructor incrediate, therefore of the instructor. The EF6809 (see along 8) and 16 bit immediate values depending on the cycle of additional specified by the opcode is amplied to the cycle of additional mediate addressing are

LDA #\$26

LOX #\$FOOD

LDY #CAT

#### NOTE

# signifies immediate addressing, 5 signifies (Fix.a detimal value)

#### EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes imnediately following the opcode fully specify the 16 bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include.

LDA CAT STX MOUSE

\$2000

LDD

**EXTENDED INDIRECT** As in the spendilipase of indexed addressing reiscussed below inter-eyel of indirection major added to extended addressing in Extended indirect, the two oxtes to lowing the postoyte of an indexed instruction contain the address of the data.

LDA [CAT] LDX [SFFFE] STU [DOG]

#### DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. The byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one bit of address is required in direct addressing, this mode requires less memory and oxecutes faster than extended addressing. Of course, on 1256 locations core page tight be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the EF6809 summpatible with direct addressing on the EF6809 summpatible with direct addressing. Some materials of direct addressing. Some materials of direct addressing are

LDA 19.
SETOP SM, rassembler directives
LDB 91036
LDD < CAT

#### NOTE

< is an assembler directive which torque direct addressing

#### REGISTER ADDRESSING

Some opcodes are followed by a cyte that defines a register or set of registers to be used by the instruction. This is called a positivite. Some reamples of register addressing are

 TFB
 X, Y
 Transfers X into Y

 EXG
 A, B
 Exchanges A with B

 PSHS
 A, B, X, Y
 Push Y, X, B and A cote S

 PULU
 X, Y, D
 Puli D, X, and Y from C

#### INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers tx Y, U, S, and sometimes PCI is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used figure 16 lists the legal for mats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

FIGURE 16 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

1 R R 0 0 0 0 0 0 1 1 R R 0 0 0 0 0 1 1 R R 0 0 0 0 1 0 1 R R 0 0 0 0 1 1 1 R R 0 0 0 0 1 1 1 R R 0 0 0 0 1 1 1 R R 0 0 0 0 1 1 1 R R 0 0 0 0 1 1 1 R R 0 0 0 1 0 0 EA = 1 R 0 0 0 0 1 1 0 EA = 1 R 0 0 0 0 EA = 1 R 0 0 1 0 0 EA = 1 R 0 0 0 0 EA =	Addressing
1	,R+ ,R++ ,-R ,R ,R = ,R+0 Offset
1 R H i 0 0 0 1 1 0 1 R H i 0 0 0 0 1 1 0 1 R H i 0 0 0 1 1 0 0 EA = 1 R H i 1 0 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA = 1 R H i 1 1 1 1 1 EA	_R++ 
1 R R 0 0 0 0 1 0 1 1 0 1 R R R I 0 0 0 0 1 1 0 0 EA = 1 R R I 1 0 0 0 1 1 1 EA = 1 R R I 1 0 1 1 0 0 EA = 1 R R I 1 0 1 1 0 0 EA = 1 R R I 1 0 1 1 EA = 1 R R I 1 0 1 1 EA = 1 R R I 1 0 1 1 EA = 1 R R I 1 1 0 0 EA = 1 R R I 1 0 1 EA = 1 R R I 1 1 0 1 EA = 1 R R I 1 1 0 1 EA = 1 R R I 1 1 1 1 EA = 1 R R I 1 1 1 1 EA = 1 R R I 1 1 1 1 1 EA = 1 R R I 1 1 1 1 1 EA = 1 R R I 1 1 1 1 1 EA	, - R , R = ,R +0 Offset
1	, R = ,R +0 Offset
1 R R I O 1 O 0 EA 1 R R I O 1 O 1 EA = . 1 R R I O 1 O 0 EA = . 1 R R I O 1 D EA = . 1 R R I O 1 D EA = . 1 R R I D O 0 EA = . 1 R R I D O 0 EA = . 1 R R I D O 0 EA = . 1 R R I D O 0 EA = . 1 X X I D EA = . 1 R R I D EA = .	= ,R +0 Offset
1 R H i 0 1 0 1 EA = . 1 R H i 0 1 0 0 EA = . 1 R H i 0 1 0 0 EA = . 1 R H i 1 0 0 1 1 EA = . 1 R H i 1 0 0 1 1 EA = . 1 R H i 1 0 0 1 EA = . 1 R H i 1 0 1 1 EA = . 1 X X i 1 1 1 0 0 EA = . 1 X X i 1 1 1 0 1 EA = . 1 R H i 1 1 0 EA = .	
1 R R I O 1 1 O EA = . 1 R R I O 0 0 0 EA = . 1 R R I O 0 1 1 EA = . 1 R R I O 0 1 EA = . 1 R R I O 0 EA = . 1 R R I O 0 EA = . 1 X X I D EA = . 1 X X I D EA = . 1 R R I O EA = .	
1 R R I 1 0 0 0 EA = 1 R R I 1 0 0 1 EA = 1 R R I 1 0 0 1 EA = 1 R R I 1 1 0 0 EA = 1 X X I 1 1 0 0 EA = 1 X X I 1 1 0 EA = 1 R R I 1 1 1 1 EA =	R + ACCB Offset
1 R R I 1 0 0 1 EA = 1 R R I 1 1 0 0 EA = 1 x x I 1 1 0 0 EA = 1 x x I 1 1 0 EA = 1 R R I 1 1 1 0 EA =	R + ACCA Offse
1 R R I I 0 1 1 EA = 1 x x I 1 1 0 1 EA = 1 x x I 1 1 0 EA = 1 R R I I 1 1 EA	.R +8 Bit Offset
1 x x i 1 1 0 0 EA = 1 x x i 1 1 0 0 EA = 1 R R i 1 1 1 0 EA =	R + 16 Bit Offset
1 x x i 1 1 0 1 EA = 1 R R i 1 1 1 1 EA	R + D Offset
1 R R i 1 1 1 1 EA	PC +8 Bit Offset
	PC + 16 Bit Offset
Addr	= [,Address]
Induct (Sign b)	essing Mode Field Field t when by = 01
	when b7 = 01
= Don't Care	jister Field RR 00 ≐ X

ZERO-OFFSET INDEXED -- In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

CONSTANT OFFSET INDEXED -- In this mode, a two's complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are

10 = U

11 = S

		Non In	direct			Indirect			
Туре	Forms	Assembler Form	Postbyte Opcode	÷ ~	. ) .	Assembler Form	Postbyte Opcode	+	*
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
12s Complement Offsets!	5-Bit Offset	n, R	ORHnanna	1	0	defaults to 8-bit			
	8-Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R 12s Complement Offsetsi	A Register Offset	A, R	1RR00110 .	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	18811011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1BR00000	2	0	not allowed			
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, – R	1RR00010	2	0	not allowed			
	Decrement By 2	, R	1RR00011	3	0	[. ·· ·· R]	18R10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	(n, PCR)	1xx11100	4	1
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	In, PCRI	1xx11101	8	2
Extended Indirect	16-Bit Address					[n]	10011111	5	2

TABLE 2 - INDEXED ADDRESSING MODE

R = X, Y, U, or S RR x = Don't Care 00 = X01 = Y 10 = U t1 = S

d = Offset Bit

0 = Not Indirect

1 = Indirect

tand tanding indicate the number of additional cycles and bytes for the particular variation

ACCUMULATOR-OFFSET INDEXED This mode is similar to constant offset indexed except that the two's complement value in one of the accumulators (A. B. or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The positivity specifies which accumulator to use as an offset and no additional cytes are required. The advantage of an accumulator offset is that the value of this offset can be calculated by a program at run-time.

Some examples are

LDA B,Y LDX D,Y LEAX B,X

AUTO INCREMENT/DECREMENT INDEXED In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This andress ing mode is useful in stepping through tables, moving data. or for the creation of software stacks. In auto demainent, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of autoincrement; but the tables, etc., are scanned from the high to low addresses. The size of the increment, decrement can be either one or two to allow for tables of either 8, or 16 bit data to be accessed and is selectable by the programmer. The pre-decrement, post increment nature of these modes allows them to be used to create additional software stacks that behave identically to the U and S stacks

Some examples of the auto increment decrement addressing modes are:

LDA ,X+ STD ,Y++ LDB ,-Y LDX ,-S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X++ (X initialized to 0)

The desired result is to store zero in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0-temp calculate the EA; temp is a holding register

X+2→X perform auto increment X→(temp) do store operation

INDEXED INDIRECT — All of the indexing modes, with the exception of auto increment decrement by one or a ±4-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address scontained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Butoni Execution A - XX (don't care) x - 3F000 50100 LDA 1910, X FA is now \$E010. \$E010 SE1 SETSUL BOOK 1991 \$F011 \$50 nea EA \$E150 SAA After Execution A = \$AA Actual Data Loaded

All modes of indexed indirect are included except those which are meaningless leigl, autoincrement degreement by one indirect. Some examples of indexed indirect are

LDA I.X LDD [10.S LDA [8 YI LDD I.X - +

#### RELATIVE ADDRESSING

The livite/si following the branch opcode is raref thriated as a signed offset which may be added to the program countie. If the branch condition is true, then the pack atest address IPC is signed offset is roaded into the program countie. Program execution continues at the new fecalion is indicated by the PC, short fone byte offsett and long it wo obtains offsett relative addressing mades are available. At its memory can be mached in long relative addressing as an effective address is interpreted modulo 2.15. Some examples of relative addressing are

BEQ CAT Short **BGI** DOG short CAT LBEQ BA\* (long) LBGT DOG RABB-T Hond RAI NOF RABBIT NOP

PROGRAM COUNTER RELATIVE — The PC can be used as the pointer register with 8- or 16 bit signed offsets. As it relative addressing, the offset is added to the current ficition create the effective address. The effective andress is their used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will number the same relationship after the routine is minured, it referenced relative to the program counter. Examples, are

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indicating, or additional level of indirection is available.

LDA (CAT, PCR) LDU (DOG, PCR)

#### INSTRUCTION SET

The instruction set of the EF6809E is similar to that of the 6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59 but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464


Some of the new instructions are described in getail below

#### PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any singleregister or set of registers with a single instruction.

#### PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push purse quence is fixed, each bit defines a unique register to pash or pull, as shown below



#### TFR/EXG

Within the EF6809E, any register may be transferred to or exchanged with another of like size, i.e., 8 bit to 8 bit or 16 bit to 16 bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

Carrest Amer	Ē٠	thange	P(0-1).V	t.,
 	~			_

Source	Destination
Registr	r F.⇔a
-0000 + D - A B+	1000 ± A
0001 = X	1001 8
0010 = Y	1010 CCF
0011 = L	1011 - 59A
0100 S	
0101 × PE	
	TE

NOTE

All other combinations are undefined and INVAL ()


#### LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internaaddressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example

This sample program prints "MESSAGE" By withing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the x pointer register. This code is totally position independent

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and juto decrement addressing modes due to the sequence or internal operations. The LEA internal syduence is outlined as to-lowi.EAa b⊸



¿EAa b 1 b 1 → temp in alculate EA with predict remove. 2 b 1·+b Impdify bil predecrement 3 temp→ n HOad I

TABLE	3	_	IFΔ	FXAMPI	ES

Instruction	Operation	Comment
-	X + 10+ X .	Adds 5 Bit Constant to to k
.EAX 500, X	X + 500 → X '	Adds 16 Bit Constant 50c to 4
EAY A Y	> - A → Y	Adds B-Bit A Accumulator to a
LAY D. Y	Y . D V	Adds 16 Bit D Accumulator to Y
EAU - 10. U	l - °0 →	Substracts 10 from C
.EAS - 10, S	S 13 → S	Used to Reserve Area on Stalk
EAS 10. S	S - 10 → S	used to Clean Up Stal-
EAX 5 S	S + 5 → X	Transfers As Well As Altas

Auto increment by two and auto decrement by two instructions work similarly. Note that LEAX\_X+ does not change X, however, LEAX\_X X does decrement, LEAX\_1, X should be used to increment X by one.

#### MUI

Multiplies the unsigned binary numbers in the A and B ac cumulator and places the unsigned result into the 16-bit D accumulator. The unsigned multiply also allows multiple-precision multiplications.

#### LONG AND SHORT RELATIVE BRANCHES

The EF6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16 bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be oasily generated through the use of relative branching. Both short (8 bit) and long (16 bit) branches are available.

#### SYNC

After encountering a sync instruction, the MPU enters a smort state, stops processing instructions, and wars for an interrupt. If the pending interrupt is non-maskable (RMM) or maskable (FIRQ), IRQ) with its mask bit if or i) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low-level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ), IRQ) with its mask bit IF or II set, the processor will char the sync state and continue processing by executing the next in line instruction. Figure 17 depicts such timing.

#### SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software in terrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and soft ware development systems. Three levels of SWI are available on the EF6809, and are prioritized in the following order: SWI, SWI2, SWI3.

#### 16-BIT OPERATION

The EF6809, has the capability of processing 16 tot data. Those instructions include toads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulis.

#### CYCLE-BY-CYCLE OPERATION

The address bus cycle by raice performance that (Figure 18) allostrates the memory access sequence corresponding to each possible instruction and addressing mode in the EF6809. Each instruction begins with an opcode fetch While that opcode is neing internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique, insiderably specific through put 1. Next, the operation of half-opcode wile tollow the flowchart.  $\overline{VMA}$  is an addition of FFFF [6] on the langues bus,  $R(\overline{W})$ . Land  $R(\overline{W})$  is the theory of the samples substitute the use of the chart.

Example 1: LBSR (Branch Taken)
Before Execution SP = F000

\$8000 LBSR CAT

#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	800C	1.7	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	90	1	Offset Low Byte
4	FEEE	•	1	VMA Cycle
5	FFFF	•	1	VMA Cycle
6	A000	•	1	Computed Branch Address
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
				Return Address
9	EFFE	-03	0	Stack Low Order Byte of
				Return Address

Example 2: DEC \Extended

\$8000 DEC \$A000 • • • • \$A8000 \$80

#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
- 1	8000	7A	1 -	Opcode Fetch
2	8001	A0	١,	Operand Address, High Byte
3	8002	90	1.	Operand Address, Low Byte
4	FFF	*	1	VMA Cycle
5	A000	8C	1	Read the Data
6	ektk		1	VMA Cycle
7	A000	7F	0	Store the Decremented Data

<sup>\*</sup> The data bus has the data at that particular address

#### INSTRUCTION SET TABLES

The instructions of the EF6809 have been broken down into five different categories. They are as follows:

8 bit operation (Table 4)

\*6-bit operation (Table 5) Index register (stack pointer instructions (Table 6)

Relative branches (long or short) (Table 7)


Miscellaneous instructions (Table 8)

Hexadecimal values for the instructions are given in Table 9.

#### PROGRAMMING AID

Figure 19 contains a compration of data that will assist in programming the EF6809.

20/39



the processor out of SVNc

Waveform measurements for an empty and outnots are questioned at high 2 to V and Equ. on 3.8 V unless otherwise spreading

FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 9)








FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 2 of 9)









Powered by ICminer.com Electronic-Library Service CopyRight 2003

FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 6 of 9)






FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 7 of 9)



#### FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 8 of 9)



Constant Offset from R

No Offset

5 Bit Offset

8-Bit Offset 16 Bit Offset

#### Accumulator Offset from R

A Register Offset

B Register Offset D Register Offset

#### Auto Increment Decrement R

Increment by

increment by 2 Decrement to

Decrement by 2

#### Constant Offset from PC

8 Bit Offset 16-Bit Offset

#### Direct

#### f.xtended

#### mmediate

\* \*he index register is incremented following the indexed access

#### Effective Address (EA)

Index Register index Register

Index Register + Post Byte Index Register + Post Byte High Post Byte Low

index Register + A Register

Index Register + B Register index Register + D Register

Index Register

index Register\* Index Register

Index Register - 2

Program Counter + Offset Byte


Program: Counter + Offset High Byte Offset Low Byte

Direct Page Register, Address Low

Address High Address Low

NNNN + 1

#### FIGURE 18 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 9 of 5)



#### Constant Offset from R No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset Accumulator Offset from R A Register Offset B Register Offset D Register Offset Auto increment/ Decrement R Increment by 1 Increment by 2 Decrement by 1 Decrement by 2 Constant Offset from PC 8 Bit Offset 16-Bit Offset Direct Extended Immediate

\* The index register is incremented following the indexed access

Effective Address (EA) Index Register Index Register Index Register + Post Byte Index Register + Post Byte High Post Byte Low Index Register + A Register Index Register + B Register Index Register + D Register Index Register Index Register Index Register ndex Register - 2 Program Counter + Offset Byte Program Counter + Offset High Byte Offset Law 8.16 Direct Page Register, Address Low Address High Address Low NNNN + 1

TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B → D)
NEG, NEGA NEGB	Negate accumulator or memory
ORA ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory, etc.
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accomplator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	est accumulator or memory position
TER R1, R2	transfer R1 to R2 :R1 R2 = A B CC, DPI

NOTE: A, B, CC, or DP may be pushed to «pulled from) stack with either PSHS, PSHU (PULS, PULU) instructions

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

Mnemonic(s)	Operation							
ADDD	Add memory to D accumulator							
CMPD	Compare memory from D accumulator							
EXG D, R	Exchange D with X, Y, S, U, or PC							
LDD	Load D accumulator from memory							
SEX	Sign Extend B accumulator into A accumulator							
STD	Store D accumulator to memory							
SUBD	Subtract memory from D accumulator							
TER D, R	Transfer D to X, Y, S, U, or PC							
TER R. D	Transfer X, Y, S, U, or PC to D							

NOTE D may be pushed (pulled) to stack with either PSHS, PSHU (PULS, PULU) instructions.

TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

Instruction	Description
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D. X. Y. X. L. or PC with D. K. S. S. Lin PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A. B. CC, DP, D. X. Y. U. or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC anto user stack
PULS	Pull A. B. CC DP D. K. Y. L. or PC from transparent stack
PULL	Fun A B CC OF D X + S or Pultrani hardway stick
STS, STU	Store stack pointer to memory
STX. STY	Store index register to memory
TER R1, R2	Transfer D, X, Y, S, S, St PC to D, P, Y, S, S, St PC
ABX	Add B accumulator to X tunsigned)

TABLE 7 — BRANCH INSTRUCTIONS									
Instruction	Description								
	SIMPLE BRANCHES								
BEQ. LBEQ	Branch if equa-								
BNE, LBNE	Branch if not equa								
BMI LBM:	Branch if minus								
BPL LBPL	Branch if plus								
BCS. LBCS	Branch if carry set								
BCC LBCC	Branch if carry clear								
BVS, LBVS	Branch if overflow set								
BV€ LBVC	Branch floverflow clear								
	SIGNED BRANCHES								
BGT, LBG <sup>™</sup>	Branch if greater isigned								
BVS, LBVS	Branch if invalid 2s complement result								
BGE, LBGE	Branch if greater than or equal is gredi								
BEG, LBEG	Branc*- 1 equa								
BNE, LBNE	Branch finot equal								
BLE. LBLE	Branch filess than in equal isigned-								
BVC, LBVC	Branch it valid 2s (omplement result								
BLT, LBLT	Branch if less than isigned-								
	UNSIGNED BRANCHES								
вні, свні	Branch if higher lunsigned:								
BCC, LBCC	Branch if higher or same sunsigned)								
BHS, LBHS	Branch if higher or same runsigned!								
BEQ. LBEQ	Branch flequa:								
SNE, LBNE	Branch if not equal								
BLS. LBLS	Branch if lower or same funsigned:								
BCS, LBCS	Branch if lowe: funsigned!								
BLO, LBLO	Branch if lower runsigned:								
	OTHER BRANCHES								
BSR, LBSR	Branch to subroutine								
BRA, LBRA	Branch always								
BRN. LBRN	Branch never								

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, their wait for interrupt
NOP	No operation
ORCC	OR condition unde register
JMP	Jump
JSR	Jump to subroutine
ATI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

#### TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	ОP	Mnem	Mode	~	*
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	indexed	6+	2+
01	•	! ♠	1		31	LEAY	♠	4+	2+	61	•	<b>A</b>	1	
02	•				32	LEAS	↓	4+	2+	62	*		1	
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	сом		6+	2+
04	LSR		6	2	34	PSHS	Immed	5+	2	64	LSR	1 1	6+	2+
05	•		1	1	35	PULS	Immed	5+	2	65	*			1
06	ROR		•6	2	36	PSHU	Immed	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	Immed	5+	2	67	ASR		6+	2+
OB	ASL, LSL		6	2	38	*				68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS	Inherent	5	1	69	ROL	!	6+	2+
0A	DEC		6	2	3A	ABX	<b>A</b>	3	1 -	6A	DEC		6+	2 -
οв ;	*				3B	RT)	]	6/15	1	6B	*	1		
OC	INC		6	2	3C	CWAL	₩	≥ 20	2	6C	INC	i	6+	2+
0D	TST		6	2	3D	MUL	Inherent	11	1	6D	TST	1 1	6+	2+
0E	JMP	↓	3	2	3E	*				6E	JMP	↓	3 -	2+
0F	CLR	Direct	6	2	3F	SW.	Innerent	19	1	6F	CLR	Indexed	6+	2+
			<del>                                     </del>				<u> </u>						_	
10	Page 2				40	NEGA	inherent	2	1	70	NEG	Extended	7	3
11	Page 3	-			41	*	♦ ¦			7.1	*			
12	NOP	Inherent	2	1	42	•	l i i			72	•	]		
13	SYNC	inherent	≥4	1	43	COMA		2	1	73	сом	]	7	3
14	•				44	LSRA	l i l	2	1	74	LSR		7	3
15	*		1		45	*				75	•	i I	1	[ ]
16	LBRA	Relative	5	3	46	ARORA		2	1	76	HOR		7	3
17	LBSR	Relative	9	3	47	ASRA		2	1	7.7	ASP		7	3
18	*				48	ASLA, i SLA		2	1	78	ASL, USL	l i	7	l a
19	DAA	inherent	2	1	49	BOLA		2	1	79	RO:		7	3
1A	ORCC	immed	3	2	4A	DECA		2	1	7.A	DEC		7	3
18	*	-			4B	*				78				l í
1C	ANDCC	Immed	3	2	4C	INCA		2	1	/C ;	iNC.		7	3
1D	SEX	Inherent	2	1	4D	TSIA		2	1	7D	*51		7	3
1E	EXG	Immed	8	2	4F		↓			/E	JMF	↓ ∶	4	3
1F	TER	Immed	6	2	46	CLRA .	in hereist	2	1	ZF.	CLR	Extended	7	3
1			-											$\vdash$
20	BRA	Relative	3	2	50	NEGB	in herent	2	1	80	SUBA	immed	2	2
21	BRN	<b>*</b>	3	2	51	•	<b>•</b>			81	CMPA		2	2
22	BH:		3	2	52	•	!			82	SBCA		2	2
23	BLS		3	2	53	COMB	i i	2		83	SUBD		4	3
24	BHS, BCC	.	3	2	54	LSRB		2	1	84	ANDA		2	2
25	BLO, BCS	.	3	2	55	*		l i		85	BITA		2	2
26	BNE		3	2	56	RORB	ļ • ,	2	1	86	LDA .		2	2
27	BEQ		3	2	57	ASRB		2	1	87	•			1
28	BVC		3	2	58	ASLB, LSLB		2	1	88	ARCE		2	2
29	B∨S		3	2	59	ROLB		2	1	89	ADCA		2	2
2A	BPL		3	2	5A	DECB		2	1	84	ORA		2	2
2B	BMI		3	2	5B	*				8B	ADDA		2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	mmea	4	3
2D	BLT		3	2	5D	†STB		2	1	8D	BSR	Relative	7	2
2E	BGT	. ↓	3	2	5E	*	l l		i	8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	innerent	2	1	8F	*	"		
	1													

#### LEGEND

\* Denotes unused opcode

<sup>~</sup> Number of MPU cycles (less possible push pull ar indexed mode cycles)

<sup>#</sup> Number of program bytes

TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES (CONTINUED)

OP	Mnem	Mode	-	1	OP	Mnem	S OF MACHIN		,	OP	Mnem	Many		Τ.
90	SCBA	D 14.0	1	1	Ť	SUBB	- Widde	è		Ur.	I MUIRILI	Mode	1~	
31	CMbY	1	4			CMFB	A	-		1	0 5			
97	SBCA		.4	1.		SSLE	T		ž	1		and 3 Machine	9	
33	SUSD		·		- 3	ADDD		1	3	L		Codes		
94	ANDA		1.4		.4	ANDB				1521	LBAN.	Penar je	5	4
95	33:1 A		14		1	8.18	1			1522	18H	= prigrite	516-	4
96	LDA		:	~		.08		1. 1	-	1023	LB1 S	i T	5161	1
<u>(</u> 47	SIA		-1			•	<b>*</b>	١. ١	-	1024	LBHS LBCC	!	5-6	4
98	i 08.5		.2			ECH 8	T T	1. 1	:	1025	18US (800		5-61	4
99	ADCA		4		2.00	ADUB	1 '		2	1026	.BNE		5:6	4
9A	OBA	1		-	1, 4	ORB		1. 1	-	1027	LBEC	ļ	5:6:	4
98	ADDA		-4	-	5.55	AUUB	1 1			1028	LBVU		5.6	1
P.C.	CMEX					. DD		3	4	1029	.875	į.	5.6	4
9D	258		4.	-		•	↓			*02A	.3Pt .	i	516	4
9E 9E	-0×	ე, ₩	1			. Du	n n 199	2		102B	.BV-		5.6	4
91	2.8	- '	1							1520	LBGE		5.6	4
	SUBA				1.	აამხ	D + c. +			11.20	LBC1		5.6.	4
Ac Ali	SUBA	1 obsessed	41 -	2.	2.	-:NPs	J	.		102E	_BG*	. ↓	5.5	4
41 42	SBCA	1 1	4 -			58CB	1		£	10.2F	.B.F	Feat ve	5.6	-
м <u>и</u> ДЗ	SUBD				3.	401.0		,	-	1 jar	5.A.2	11	2:	
44	ANDA			. •	54	ANDS		:	-	583	CMPL	0.063	5	1 :
45	B: 'A		4 -		5	B 1B		.1		1180	Ç.V.P.÷			4
46 46	,DA					.DB	:	.;		1,985			4	4
40 47	STA .			4 *		879			2	15,53	CMFD	2.54		
48	LORA .	!	4.		24	Enals			*	1790	. Mo.	<b>A</b>		- 5
40 49	ADLA			7.5	7.4	ALL: B			2	119€	LON	į į	-	
i.A	CHA		4+ 4-		JA	Ga a	1	4	1	1095	314	5.4		3
18	ADDA		4.4		59	Apple		3		1.63	CMPS	1.100 (4)	1.4	
A C	(APX		6 -	7.	11.0	. 50	1 .	-		1, 40	GME V	<b>A</b>		3.
40	SP		1.2		25 08	s fig.	1 1	-	2	* AE	.51	<b>‡</b>	[r ]	١.
A,Ε	10x	1 1	: .	, -	55		. ↓		: 1	1,48	ST -	desert	6.	٠.
A.F	SIX		5.	7.7	5.5	51.		-		1,83	11190	Extended	ė l	.2
		1 1	9.	, +				-+		11.8.	21.12 ·	<b>*</b>	9	.;
90	SUBA	Extragal	4	3	1 :	SUBB	3	4 -	. *	1. EF	.5+	¥		-4
81	CMPA	_ [ ,	E.	3	É.	CMAB	1 1			1,41	3 1	Expenses	! !	- 1
82	SBCA	↑ ↑	5		8.1	SBCB		1.	. •	11.0€	11.5	14.14.24	3	.:
83	SUBD		1	1	1.3	ADDD				1504	.1 -	5 to 1	5	
34	ANDA		÷.	3	64	ANDB	i		1 -	1.54	2 ' 2	1.60	- 1	
35	BITA		Ė		E5.	9.18	ļ ļ	4 -	2.5	** EE	. 22	1.369 (1.3	6 -	
36	, DA			3	66	LDB		3 -	2 -	1.EF	518	1.3600	0 -	3 -
3.1	STA	•	1	3	E.T.	STB		4 -		TIFE	LLS	Extended:	.	.:
38	ECRA		2	3	56	ECPB			2 1	1 : 2	Ç Tiş	tiene ged		:
39	ADCA			2	- 69	ADCB	:		- 1	** 7-	5.A.3	1.544.54	£'	
3A	OBA		6	3	EA .	CBS		4 -		1141	CMP	9.364	.	.1
3B	ADDA		ě.	3	18	ADDB		·	6.	1180	1,165	9.666	1	4
3C	CMPX		7	3	EC EC	190				1193	C***	5 mm 1	1	3
BD	_SR		8		EE	STO	_		* *	11/97	UMAS .	2.6	i	.*
3E	.ox	-   -	5	4	F -	t.De-	▼		, ·	1143	CMP.	30,000	4.	٠.
j.F	STX	Extended	Ē	3		5*0	1.30-80-3			1 - 1	DARK.	1.50	.	.* *
					FC	5088	elikhir derb	: [		11827	i i	144 50	÷ [	-:
					E1	CMP8	<b>A</b>			1184	C1.188	4 en de 1	5	-:
					F)	SECB						l	- 1	
					E3	ADDD		-	4		1			
					F.1	ANDB				-	1			
					F-5	8118		1			I		ļ	
					Fr.	, DB		-	,	ļ	I			
				i	F 1	S18	!		,	i	ļ			
OTE	An inused opi	codes are to m		etrag		E.:48			. 1		ŀ			
	and Fegal				FG .	ADCB		:	. 1					
					:4	745 B		i.		ł				
					3.8	ADOB	Extended	-	2	1	1	j		
					F.C	100	Extended	ı.		1	1			
					FD	STD	▲	h.	,	- 1	1			
					FE	. DC		6		1	Ī		1	
					1 2 1									

FIGURE 19 - PROGRAMMING AID

Addressing Modes

							Ad	dress	ing N	Modes	•							T	Γ			$\Box$
	_		medi			Direct			dexe			xtend			nhere	nt		5	3	2	1	٥
Instruction	Forms	Op	~	1	Ор	-	1	Op	-		Ор	-	,	Op	~	,	Description	Н	N			С
ABX		L	<u> </u>	L.		لبل		L	L	ļ	<u> </u>	<u> </u>		3A	3	1	B + X → X IUnsignedI		ŀ	ŀ	•	٠
ADC	ADCA ADCB	89 C9	2 2	2	99 D9	4	2	A9 E9	4.	2+	89 F9	5	3				A + M + C - A B + M + C - B	!	1	1	1	1
ADD	ADDA	88	2	2	98	4	2	AB	4.	2+	88	5	<u> </u>	$\vdash$			A+M-A	1-	1	1	1	4
ADU	ADDB	CB	2	2	D8	4	2	EB	4.	2+	18	5	3			1	B + M - B	1	1	:	1	1 1
	ADDD	C3	4	3	03	6	2	E3	6+	2.	1.3	-	3	ļ	i		D+MM+1-D	:	l i	li.	1	H
DNA	ANDA	84	2	2	94	4	2	Δ4	4 +	2 +	34	5	3			<del>                                     </del>	A A M – A	•	1	ī	0	
	ANDB	C4	2	2	04	4	2	€4	4 +	2.	. +4	÷,	3	1		1	B ∧ M→B	•	1	ı	0	•
	ANDCC	1,0	3	3		ļ					L						CC A IMM → CC		L			7
AS!	ASLA				İ	!				ļ.			1	48	2	1	A)D. (1777777777777777777777777777777777777	8	1	1	1	1
	ASLB ASL	İ	1		(88)	6	,	68	6 -	2.	29		3	58	-2	1	B	8	1	1 1	1 1	1
ASB	ASBA		┼	-	130	10		00		<u> </u>	1.5	-	3	47			M' c b7 b0	В	+	+	÷	÷
A SIT	27.RH		1			1			i	İ		1		57	2			8	1	1	:	
	ASR	İ				5		á.	ei -	1.			.3	.,,	'		MI - LITTING - C	В	i	1		<u>;</u>
BIT	BITA	85	1.2		385	-1		A:	4.		3.	5	.3				Bit Test A (M.A.A)	•	1	1	0	•
	BI'B	6.2	- '		13%	-1	1 - 1	1.55	4 -	2.	100		3				Brt Test BilM & Br	•	1	t	0	•
J1.9	LLAA									1		Ī	i	44	- 2	:	3-+A	•	0	1	0	0
	CLEB		1		١,	1			ļ.,		١.,			55	-	1	0-B	•	D	1	0	0
	. 1 88		<del></del>			-0		101	· ·		ļ — -	-	ļ		-	-	0 - M	•	0	1	0	0
1. 6/141	CMPA CMPB	91			.31	1 4		A.1	4 .	7:	m1	1	3				Compare Milfrom A Compare Milfrom B	ВВ	1	1	1	1
	MED	1.	1	1	1	7	1	1.		3.		h					Compare M M = 1 from D		H	1	1	1
		84			45			2,4	l		8.5	i	'						Ι.	'	١.	
	s MRS		*:	- 1	3.5			* *	1.	14.		-	4				Compare M.M.+ Etrum S.	•	1	1	ī	ı
	l	21	6	١.	4.,			વા			15.	1	Ι.			ļ			١.		i	
	s Mich	8.	1,	-1	1.5	- 1	1 1	A3		3 -	9.4	1				ĺ	c in pare MiM+ 1 tron it		1	1	1	1
	1,000	8.	4	3	40			40	6		14					1	Cerpare M.M 1 th m. x		,	1	1	,
	, Miles		÷,	4	* .		3	10	7.	14.			1			1	Clerpani M.M. Chine, Y.		i	1	1	i
		М.			à		L	ΑC			85	Ĺ	<u> </u>			Ĺ		L.	L	L .	l	l. J
- FM	COMA						i i							43	7	:	<u>⊼</u> → A	•	1	;	0	1
	EDME	1			ĺ.		1 :		r .		١	١.	١,	53	-	1	<del>B</del> - 8   <del>M</del> → V	•	1	1	10	1
CWAI	COM	<del> </del>	≥20	1 2	15	e,		riji:	<i>r</i> .	· -		⊢.	· · · ·			<b>⊢</b>		•	1	1	-2	H
DAA	<u> </u>	30	=20	1 -	-	-	, ,		Ļ	ļ	-	<u> </u>	<u> </u>	19			CCA MM-CC Nanth intensels	Ļ.,	Ļ	Ļ.	ļ.,	Ĺ
DEC	DECA	i -	-		<del> </del> -	+	$\vdash$		-	_		_	<u>.                                    </u>	4A	2	H.:	Decimal Artust A	:	1	1	Ü	1
DEC	DECH													54	-2		B '-B	1:	1	1	1	:
	DEC	İ			54	. 6	12	64	6.		34	1	3		_ ^		M 1→M		1	1	i	
FOR	FORA	88	2	2	† · 98	1 3	2	48	4 +	1.	58	1 5	t - <del>3</del> -	_		t-	A₩M→A		1	1	0	
	EORB	C8	2	2	Dв	4	2	€8	4 -	2 +	1.8	5	3				B₩M→B	•	1		Ĉ	•
EXG	B1, H2	16	9	2	ì												P1 R2 <sup>2</sup>	•	•	•	•	•
.NC	INCA	1			i									4€	2	1	A - ' - A	•	1	ī	1	•
	INCB		1	1	00	.			١.	1	١	i .	1	50	2	1	8 • 1 → 8	•	1	1	:	•
	INL	-	-	-	+	6		ric.	6+	2 .	10		.3		-	-	<u>V - 1 − M</u>	•	1	1	1	·
MP		ļ	ـــــ	<del> </del>	3E	3	2	ńŧ	3 -	2 -	75	4	3	<u> </u>	ļ		(A <sup>2</sup> = PC	·	•	ŀ	٠	٠
JSB			-		90		2	AD	4 -	2 •	BO	8	3		<u>.                                    </u>	<b>⊢</b> −	Jumping Supricement	•		٠.	•	٠
i D	LDA	86 06	2 2	2 2	96 D6	4	2	A6 66	4 .	2 +	36	5	3				$V_4 = 8$ $V_4 \rightarrow 7$	:	1	1 1	0.0	:
	LDD	i.i.	3	3	50	5	2	FC	5+	2 -	1	6	3	į l			N.V-1-0		, ,	1	0	
	LDS	10	4	4	10	6	3	10	6+	3 -	10	7	1				MtV + 1 = 5		1	1	3	
		CF	1	1	DE.	.		€.€			F F			į				1			1	
	LDO	CE	3	3	DE	5	2	E E	5 -	2+	4.5	6	- 3				M:N+1+C	•	1	1	9	•
	LDX	8E	3	3	9E 10	6	2	A E	5 + 6 •	2 -	8£ 10	6	3 4	i	ļ		M:M+1+x M:V+1-Y	:	1	1:	0	•
	100	86	"	"	96	[ " ]	ا د ا	AE.	10.	-	BE.		"				W. V - 1 - 1	1	1	1	0	١.
iEA	LEAS		<b>†</b>	<u> </u>	1	$\vdash$	М	32	4 -	2 .	1		t		_	t-	EA3→S	١.				۲.
	LEAU					j		33	4 +	2 -							£A3→U					
			1	1	1	1	1 1	20	4 +			1	1	1		1	FA3-X		1 -	١.		•
	LEAX			1		1 1	1	30	4 +	2 +		į.	1				FA3-Y	:	:	1		

LEGEND

OP Operation Code (Hexadecimal)

Number of MPU Cycles

- Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Multiply

- M Complement of M

  → Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero result
- V Overflow, 2's complement
- C Carry from ALU

- Test and set if true, cleared otherwise
   Not Affected
- CC Condition Code Register
- Concatenation
- V Logical or
- Λ Logical and
- → Logical Exclusive or

35/39

#### FIGURE 19 - PROGRAMMING AID (CONTINUED)

		L								Mode	s							1	Γ	1		Γ
		Ir	nmed	liate		Dire	ct	1	ndex	ed1	E	xten	ded	1	inher	ent	1	5	3	2	1	1
Instruction	Forms	Op	-	#	Op	-	#	Op	-		Op	-	E	Ор	T -		Description	Н		İż	V	t
LSt	iSLA	T	T	T		1		T	1			1	1	48	1	1	A. 4	+-	١.	1:	۲.	t
	LSLB		1			i			ļ					1 58		٠.	B \$1 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		H	1:	1:	
	: St	1			08	6	2	68	10-		1.8		3	1	-	-		١.	:	H	1:	•
LSR	LSPA						$\vdash$	!	+		1	+	+	-14	1.2	+	4 4 4	+-	╀∸	Ħ	t:	•
	LSRB		1	1	1	1				i				1 : 2		i -	Bo ►IIIII ►	1.		1:		
	LSA		1	1	- 54	6	- 2	:-4	(	1.	1 3	i -	1 4	ŀ	1 ^		M1 67 11 100 17					
Mul			1	1	T		1	1		1			•	30	1	<b>†</b> -	Ave-Dichard	+.		†:		H
NEG	NEGA	<b>†</b>	+-	1	<b>†</b>		1	<b></b> -	+	+	+	•	+	4.	+	+ -	T. 1-A	1 =	:	†	1	٠,
	NEGB	1	1				1	ļ						540	11		5 - 1 - 8	g.	1:		:	
	NEG	1			)C	6	1	54	P .	1.	1 .			1	1		·	1	1:	;	:	Ü
NOP						1	1	1	1			1	+	1.2	1 :	1	To a great at the	١.	•		÷	
OR	ORA	84	1.	- 2	9,6	4		1.5	+1.	1.	84	1	+ - 3	+	†	+	4 - 1 - 4	1.	i.	+	•	
	ORB	CA	1.2	2	94	.:		1 : 4	4.			-					B . V +8	1.	1:	1:		ı.
	ORCC	14	.3	12	1	ĺ	1	i	1	1.	1	1	į.	!	i		[ ] - MV	ľ	1.	i.		-
P\$H	PSHS	34					i		T			-	:	1	1	T -	Figure Management of the paragraph	١.		٠.		-
	PSHU	36	b - :	1 2						1				1		í	A Sec Hallander Control	1.				
PUL	PULS		5 -	1 2			T -	!		+	-			-	+	<b>†</b>	Fig. Burgaran and Sping .	+-			-	H
	PULL	31	b - 1	1	ŀ	i											A Company to the Company	1.			1.	
ROL	ROLA	<del>                                     </del>	1		<b></b>	1			1	+		÷		1 3 -	†	1		+	1	:	ŀ.	÷
	ROLB	1	,			!	1			1	!			1	1	ļ .		1:	:	:	1:	
	ROL				39	į 6	1.	Phy.	, r. +	٠	~w			1	.	1	v1 ; ; ; · ; ; ; ; ; ; ; ; ; ; ; ; ;	.	1	1:	1:	
ROP	PORA			1			!	-	•		•	+	÷	4r	+	†		+-	÷		÷	÷
	PORB	!	1				į		:			1		1-26			.# <b>\-</b> [HIII]	1.				
	HOR	i			-06	6		66	ė-		16		1	1	1		VI		ı:	: 1		
RTI						1			•		1	•	<del></del>	165	ļ. ī.	† · ·	And the second of the second	<b>†</b>	-	H	-	
RTS		-	1	1	1	1		_	•	+		+	-	100	+	+	early to the larger to a	+-				_
SBC	SBCA	, 82	-	12	92	4	1	4.		1	1 8.7	<del>-</del>	-		t	+	A V	+				÷
	SBCB	C2	2	2	D2	4	2	5.2	4 -	7 -	+ .	٠.					E 1 -e	-		11		:
SEX				T	_	_	Ť	-	+		-		-	+	<del> </del>	<del></del>	province of A	+.	÷	+ -	·-	÷
ST	STA	_		1	97	4	-	127	<del></del> .	٠,.	* 77.	* :	+-:		+	+		+::	⊢ - <i>-</i>	·-'		÷
	STB				57	4	- 3	. 67	4.	Ιĵ.					İ	İ	# 2.55	1:	:	1		•
	STD :				20	5	. ;	112		٠, .			١.		i		a empres			: :		:
ļ	STS		İ	1	17,	É.	3	٠,	1	٠.			-4				+1/21/2 × 1			;	į	
				1	Ŭ₽.		:	1.5							1							
	STU :		i	1	DF	5	-		11.	1.	* #	١.,					e entre de		:	:		
!	STX				GF.	-		A F	5.4	2.	181	٠,	1 :	:		Ì	* - *.*:*.* - *		:	;		•
. (	STY			!	15 98	f.	;						-				e entité en	·	:	:	- 1	٠
0.15				ļ.,		L		24.2	' :		81	ــ.	1	ļ	ļ	-:		1				
	SUBA :	80	2	2	9C	4	4.	44.	4 -	2.	80	5	:				A 17-44	- 5	;		:	;
	SUBB SUBD !	CC 83	2	2	DU	4	. 2	61	4 -		\$ ()	5	1	İ			E V − B	7	1		3	:
	SWI6	63	4	3	93	b	ż	44.3	h •		83	1	- 3	<del> </del>			© MW+1→0_	٠	1	١.,	:	:
					1					:				35	19		SHARE CHULCE	•	٠	٠	٠	•
	SW:2*			1										i ng	2	-	Suffware interruption	·	•	٠	•	٠
i	SNIE 1			i								1 1	ĺ	3F		. :						
	.,,,,,			İ										3:	20	1	Suffware interrupt 3	•	•	•	٠.	٠
SYNC				-					٠.	├		<del> </del>		13	-	1.		+		-	4	_
	B1 B2	16	6	1 2			-+			<del>  -</del> -		-	_		≥4		Synutricrize to internich	•	•		٠	•
	TSTA	- '	-	7								L	L_	ļ.,	L_		B1 → B22	•	•	٠.	•	•
	TSTB									1				4D	2		Test A	•		:	1	•
Į.	'ST	- 1		1 1	00	ا ۽	١.,					١. ا		5D	2		Test 8			:	2	•
	اد	- 1			00	6	2	Gđ.	6 +	2+	70		3				1est U		:	:		•

#### NOTES:

- 1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table. Table 2.
- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are A, B, CC, DP The 16 bit registers are: X; Y, U, S, D, PC

- 3. EA is the effective address.
- 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions)
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F
- 7 Conditions Codes set as a direct result of the instruction
- 8. Vaue of half-carry flag is undefined
- 9. Special Case Carry set if b7 is SET

#### FIGURE 19 - PROGRAMMING AID (CONTINUED)

#### Branch instructions

			dress Mode Relativ	, <u> </u>			3	2	1	0
Instruction	Forms	OP			Description		Ň			r
BCC	BCC LBCC	24 10 24	3 5(6)	2 4	Branch CHG Long Branch CHG	•	•	•	•	•
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	:	•	:	:	:
BEQ	BEQ LBEQ	27 10 27	3 5:6)	2	Branch 2 x 1 Long Branch 2 = 0	:	:	•	:	:
BG <b>€</b>	BGE LBGE	26 10 20	3 5(6)	4	Branch ≥ Zero Long Branch ≥ Zero	:	:		:	:
BGT	861 (861	2E 10 2E	3 546		Brani (1.5 Zer.) Long Brani (1.5 Zer.)		:	:	:	:
9#1	8HI 8HI	22 10 22	3 516	2	Branch Higher Lang Branch Higher	•	:		:	:
Вы≲	BHS BHS	.74	3 5:6:		Barry Higher or Same Long War in Higher			•	•	•
	By F I Bi E		.3 5061		n Same Branch Submi Lima Branch ≤Zei	•	•	•	:	:
	Bic (Bic)	35	5/6/		Branch Liver Long Branch Liver	•	:	:	•	:

			dress Mode		]		1			
	_		elativ			5	3	2	1	0
Instruction	Forms	OP	~ 5		Description	н	N	Z	٧	C
BLS	BLS	23	3	2	Branch Lower		•	•	•	
			1		or Same				l	
	LBLS	10	5(6)	4	Long Branch Lower		•		•	١.
		23	Ĺ	L	or Same					
3LT	B. T	2D	3	2	Branch < Zero	•	•	•	•	•
	LBL*	10	5:6:	4	Long Branch < Zero		•	•		١.
_		20	1 1			l			İ	
8V-	BM.	28	3	2	Branch Minus	•	•	•		
	LBMI	10	5/6	4	Long Branch Minus					١.
		28								
BNE	BNE	26	3	2	Branch 7 (C			•	٠	١,
	LBNE	10	5161	4	Long Branch					١.
		26	1		Z≢0					
∂Pt :	80.	24	3	2	B-20 P-25			•		١.
	BPL	10	5:6-	4	Long Branch Plus				١.	١.
		ZA.								
дна.	BBA	20	3		Branch Aways				•	١.
	344	16	5	3	cong Branch Always i					
301	445		.:		Branch Never				_	-
	. 995		- !	à	Janu Branch Never 1					١
		2.5					- 1	1	١,	1
354	448	1			Branch to Subrouche		╗	_	_	١.
	444				usin a Branchitz					
					Subroutine				-	1
	3,77	٠!	·		Branch X . 1	-		극	_	
		1	1		Long Branet			- 1	1	
			1	•	11 4 5 4 5		٦	٦	-	٠
	373 -	1			And the second	Ļ٠	-	-	_	Ļ
	.5.5	- "		4	granum Nieli	•	•	:	•	•
		13		•	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	•	• 1	•	•	•

#### SIMPLE BRANCHES

	OP	~	#
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSB	17	Q.	3

SIMPLE C	ONDITIONA	L BRANC	HES (Note	s 1-4)
Test	True	OP	False	OP
N = 1	BMI	28	BPL	2A
Z = 1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

#### SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r > m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
r = rn	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C


### UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

_Test	True	OР	False	OP
r>m	ВНІ	22	BLS	23
r≥ m	BHS	24	BLO	25
r = rr	BEQ	27	BNE	26
$r \le m$	BLS	23	BHI	22
r < m	BLO	75	RHS	24

#### NOTES:

- 1. All conditional branches have both short and long variations
- 2. All short branches are two bytes and require three cycles.
- 3 All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset
- 4. All conditional long branches require four bytes and six cycles if the branch is taken or five cycles if the branch is not taken.

#### CASE






ALSO AVAILABLE

J SUFFIX CERDIP PACKAGE C SUFFIX CERAMIC PACKAGE

#### ORDERING INFORMATION

	L	EF	68A0	9	C   M	B/	В					
			Device			1		- Scre	ening le	evel		
The table below horizontal level. Other possibilities of	ly shows all on request.	P: availeb	ackage le suffix	combi	nations 1	for paci	kage, o	Oper perating	temp.	ature a	nd scre	ening
DEVICE		P	ACKA	3E		OF	ER. TE	MP	sc	REEN	NG LEV	ÆL.
DEVICE	С	J	P	E	FN	L*	V	м	Std	D	G/B	B/6
	•	•	•		•	•			•			
EF6809 (1.0 MHz)	•	•	•				•		•			
EF6809 (1.0 MHz)	•			•				•	•		•	•
		•						•	•		•	
EF68A09 (1.5 MHz)	•	•	•			•			•			
	•	•	•				•		•			
	•			•				•	•		•	•
		•						•	•		•	
EF68B09 (2.0 MHz)		•	•			•			•			
	•	•					•		•		•	
Examples : EF6809C, EF	6809CV, E	6809C	м									
Package: C: Ceramic D Oper. temp.: L*: 0°C t Screening level: Std: I	o +70°C,	V: – 4 ix), D:	0°C to NFC 9	+ 85° 96883 I	C, M: evel D,	- 55° (	C to +	125°C,			mitted.	

#### CASES



These specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different packages.

CB-708

THOMSON EMICONDUCTED

SITELESC

CEI

D.A.T.A

JEDEC

VccC Ao⊓

A2[10

A5 [

38 ⊅€

35 | NC 34 | D0 33 | D1 32 | D2 31 | D3 30 | D4 29 | D5

37 DOMA/BREQ

39/39

EF6809

# sais Page Intentionally Left Blank

Find price and stock options from leading distributors for EF68B09P on Findchips.com:

https://findchips.com/search/EF68B09P

Find CAD models and details for this part:

https://findchips.com/detail/ef68b09p/Thales-Group