82S115

#### **FEATURES**

- Address access time: 90ns max
- Input loading: -150µA max
- On-chip storage latches
- Schottky clamped
- Fully TTL compatible
- Outputs: 3-State

## **APPLICATIONS**

- Microprogramming
- Hardware algorithms
- Character generation
- Control store
- Sequential controllers

#### DESCRIPTION

The 82S115 is field programmable and includes on-chip decoding and 2 chip enable inputs for ease of memory expansion. It features

3-State outputs for optimization of word expansion in bused organizations. A D-type latch is used to enable the 3-State output drivers. In the Transparent Read mode, stored data is addressed by applying a binary code to the address inputs white holding Strobe High. In this mode the bit drivers will be controlled solely by  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  lines.

In the Latched Read mode, outputs are held in their previous state (High, Low, or Hi-Z) as long as Strobe is Low, regardless of the state of address or chip enable. A positive Strobe transition causes data from the applied address to reach the output if the chip is enabled, and causes outputs to go to the Hi-Z State if the chip is disabled.

A negative Strobe transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the Hi-Z condition if the chip was disabled.

#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
24-Pin Ceramic DIP (600mil-wide)	82S115/BJA	GDIP1-T24
24-Pin Ceramic Flat Pack	82S115/BKA	GDFP2-F24

<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

#### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT	
V <sub>CC</sub>	Supply voltage	+7	V <sub>DC</sub>	
$V_I, V_O$	Input voltage	+5.5	V <sub>DC</sub>	
TA	Operating temperature range	-55 to +125	- °C	
T <sub>STG</sub>	Storage temperature range	-65 to +150	- °c	

#### PIN CONFIGURATION



May 13, 1987


7110826 0085841 441 📟

1055

853-0251 F08923

82S115

#### **BLOCK DIAGRAM**



## DC ELECTRICAL CHARACTERISTICS -55°C $\leq$ T<sub>A</sub> $\leq$ +125°C, 4.5V $\leq$ V<sub>CC</sub> $\leq$ 5.5V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>5</sup>	LIMITS			UNIT
+			Min	Тур8	Max	
Input voltaç	je					
V <sub>IL</sub>	Low			ŀ	0.8	V
ViH	High		2.0			V
VIK	Clamp	V <sub>CC</sub> = 4.5V, I <sub>I</sub> = -18mA		-0.8	-1.2	V
Output volt	age					
		CE <sub>1</sub> = Low, CE <sub>2</sub> = High		1	<b>!</b>	
$V_{OL}$	Low	I <sub>O</sub> = 9.6mA		0.4	0.5	٧
VOH	High	$V_{CC} = 4.5V$ , $I_{O} = -2mA$	2.4	<u> </u>		>
Input curre	nt <sup>5</sup>					
		V <sub>CC</sub> = 5.5V				
կլ_	Low	V <sub>I</sub> = 0.45V			-150	μA
lin	High	V <sub>i</sub> = 5.5V			50	μΑ
Output cur	rent <sup>5</sup>					
		V <sub>CC</sub> = 5.5V				
loz	Hi-Z State	$\overline{CE}_1$ = High or $\overline{CE}_2$ = Low, $\overline{V}_0$ = 5.5V	1		100	μА
102		$\overline{CE}_1$ = High or $CE_2$ = Low, $V_O$ = 0.5V			-100	μА
los	Short circuit <sup>1</sup>	CE <sub>1</sub> = Low, CE <sub>2</sub> = High, V <sub>O</sub> = 0V, High stored	-15	İ	-85	mA
Supply cur	rent					
CE <sub>1</sub>						
CE <sub>2</sub>	1	$\overline{CE}_1 = High, \overline{CE}_2 = Low$		130	185	mA
lcc		V <sub>CC</sub> = 5.5V	<u> </u>	<u></u>	<u> </u>	
Capacitano	e9					
		$\overline{CE}_1$ = High or $CE_2$ = Low, $V_{CC}$ = 5.0V		ľ	1	
CIN	Input	V <sub>I</sub> = 2.0V		5	10	pF
Cout	Output	V <sub>O</sub> = 2.0V		8	13	pF

May 13, 1987

1056

**7110826 0085842 388** 


82S115

# AC ELECTRICAL CHARACTERISTICS -55°C $\leq$ T<sub>A</sub> $\leq$ +125°C, 4.5V $\leq$ V<sub>CC</sub> $\leq$ 5.5V


SYMBOL	PARAMETER	то	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ8	Max	
taa tce	Access time <sup>6</sup>	Output Output	Address Chip enable	Latched or transparent Read <sup>2, 4</sup>		40 20	90 50	ns ns
t <sub>CD</sub>	Disable time	Output	Chip disable	Latched or transparent Read <sup>2, 4</sup>		20	55	ns
t <sub>CDS</sub> t <sub>CDH</sub>	Setup time Hold time	Output	Chip enable	Latched Read only3, 4	50 15			
t <sub>ADH</sub>	Hold time	Address	Strobe	Latched Read only3, 4	5	0		
t <sub>SW</sub>	Strobe pulse width			Latched Read only3, 4	40	15		ns
t <sub>SL</sub>	Strobe latch time			Latched Read only3-4	90	35		ns
t <sub>DL</sub>	Strobe delatch time			Latched Read only3-4			45	ns

- 1. No more than one output should be grounded at the same time and strobe should be disabled Strobe is in the High state.
- 2. If the Strobe is High, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear TAA nanoseconds after the address has changed to TCE nanoseconds after the output circuit is enabled. TCD is the time required to disable the output and switch it to an off or High impedance state after it has been enabled.
- 3. In latched Read Mode data from any selected address will be held on the output when Strobe is lowered only when Strobe is raised will new location data be transferred and chip enable conditions be stored, the new data will appear on the outputs if the chip enable conditions enable the outputs.
- During operation the fusing pins FE<sub>1</sub> and FE<sub>2</sub> may be grounded or left floating.
- Positive current is defined as into the terminal referenced.
- Tested at an address cycle time of 1 µs.
- Areas shown by crosshatch are latched data from previous address.
- 8. Typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.
- Guaranteed, but not tested.

### **TEST LOAD CIRCUIT**



## **VOLTAGE WAVEFORM**




May 13, 1987

1057

7110826 0085843 214 📟

82S115



7110826 8085844 150 📟

May 13, 1987

1058