

4K-bit TTL bipolar PROM (512 x 8)

82S115

FEATURES

- Address access time: 90ns max
- Input loading: -150µA max
- On-chip storage latches
- Schottky clamped
- Fully TTL compatible
- Outputs: 3-State

APPLICATIONS

- Microprogramming
- Hardware algorithms
- Character generation
- Control store
- Sequential controllers

DESCRIPTION

The 82S115 is field programmable and includes on-chip decoding and 2 chip enable inputs for ease of memory expansion. It features

3-State outputs for optimization of word expansion in bused organizations. A D-type latch is used to enable the 3-State output drivers. In the Transparent Read mode, stored data is addressed by applying a binary code to the address inputs while holding Strobe High. In this mode the bit drivers will be controlled solely by CE₁ and CE₂ lines.

In the Latched Read mode, outputs are held in their previous state (High, Low, or Hi-Z) as long as Strobe is Low, regardless of the state of address or chip enable. A positive Strobe transition causes data from the applied address to reach the output if the chip is enabled, and causes outputs to go to the Hi-Z State if the chip is disabled.

A negative Strobe transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the Hi-Z condition if the chip was disabled.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
24-Pin Ceramic DIP (600mil-wide)	82S115/BJA	GDIP1-T24
24-Pin Ceramic Flat Pack	82S115/BKA	GDFP2-F24

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7	V _{DC}
V _I , V _O	Input voltage	+5.5	V _{DC}
T _A	Operating temperature range	-55 to +125	°C
T _{STG}	Storage temperature range	-65 to +150	°C

PIN CONFIGURATION



May 13, 1987

1055


853-0251 F08923

7110826 0085841 441

4K-bit TTL bipolar PROM (512 x 8)

82S115

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS -55°C ≤ TA ≤ +125°C, 4.5V ≤ VCC ≤ 5.5V

SYMBOL	PARAMETER	TEST CONDITIONS ⁵	LIMITS			UNIT
			Min	Typ ⁸	Max	
Input voltage						
V _{IL}	Low	V _{CC} = 4.5V, I _I = -18mA	2.0		0.8	V
V _{IH}	High					
V _{IK}	Clamp					
Output voltage						
V _{OL}	Low	CE ₁ = Low, CE ₂ = High I _O = 9.6mA	2.4	0.4	0.5	V
V _{OH}	High	V _{CC} = 4.5V, I _O = -2mA				
Input current⁵						
I _{IL}	Low	V _{CC} = 5.5V V _I = 0.45V			-150	μA
I _{IH}	High	V _I = 5.5V				
Output current⁵						
I _{OZ}	Hi-Z State	V _{CC} = 5.5V CE ₁ = High or CE ₂ = Low, V _O = 5.5V	-15		100	μA
I _{OS}	Short circuit ¹	CE ₁ = High or CE ₂ = Low, V _O = 0.5V			-100	μA
		CE ₁ = Low, CE ₂ = High, V _O = 0V, High stored			-85	mA
Supply current						
CE ₁ CE ₂ I _{CC}		CE ₁ = High, CE ₂ = Low V _{CC} = 5.5V		130	185	mA
Capacitance⁹						
C _{IN} C _{OUT}	Input Output	CE ₁ = High or CE ₂ = Low, V _{CC} = 5.0V V _I = 2.0V V _O = 2.0V		5 8	10 13	pF pF

4K-bit TTL bipolar PROM (512 x 8)

82S115


AC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ ⁸	Max	
t_{AA}	Access time ⁶	Output	Address	Latched or transparent Read ^{2, 4}		40	90	ns
t_{CE}		Output	Chip enable			20	50	ns
t_{CD}	Disable time	Output	Chip disable	Latched or transparent Read ^{2, 4}		20	55	ns
t_{CDS}	Setup time Hold time	Output	Chip enable	Latched Read only ^{3, 4}	50			
t_{CDH}					15			
t_{ADH}	Hold time	Address	Strobe	Latched Read only ^{3, 4}	5	0		
t_{SW}	Strobe pulse width			Latched Read only ^{3, 4}	40	15		ns
t_{SL}	Strobe latch time			Latched Read only ^{3, 4}	90	35		ns
t_{DL}	Strobe delatch time			Latched Read only ^{3, 4}			45	ns


NOTES:

1. No more than one output should be grounded at the same time and strobe should be disabled Strobe is in the High state.
2. If the Strobe is High, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear T_{AA} nanoseconds after the address has changed to T_{CE} nanoseconds after the output circuit is enabled. T_{CD} is the time required to disable the output and switch it to an off or High impedance state after it has been enabled.
3. In latched Read Mode data from any selected address will be held on the output when Strobe is lowered only when Strobe is raised will new location data be transferred and chip enable conditions be stored. the new data will appear on the outputs if the chip enable conditions enable the outputs.
4. During operation the fusing pins FE_1 and FE_2 may be grounded or left floating.
5. Positive current is defined as into the terminal referenced.
6. Tested at an address cycle time of $1\mu\text{s}$.
7. Areas shown by crosshatch are latched data from previous address.
8. Typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$.
9. Guaranteed, but not tested.

TEST LOAD CIRCUIT




VOLTAGE WAVEFORM



4K-bit TTL bipolar PROM (512 x 8)

82S115

TIMING DIAGRAMS



7110826 0085844 150

May 13, 1987

1058