

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74

## FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages upto 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Output drive capability 50  $\Omega$  transmission lines @ 85 °C

## GENERAL DESCRIPTION

The 74LVC74 is a high-performance low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC74 is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set ( $\overline{S}_D$ ) and ( $\overline{R}_D$ ) inputs; also complementary Q and  $\overline{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action in all data inputs makes the circuit highly tolerant to slower clock rise and fall times.

## QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f = 2.5$  ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	propagation delay	$C_L = 50\text{pF}$ $V_{CC} = 3.3$ V	3.8	ns
	nCP to nQ, n $\overline{Q}$			
	n $\overline{S}_D$ to nQ, n $\overline{Q}$ n $\overline{R}_D$ to nQ, n $\overline{Q}$			
$f_{max}$	maximum clock frequency		250	MHz
$C_I$	input capacitance		5.0	pF
$C_{PD}$	power dissipation capacitance per flip-flop	notes 1 and 2	24	pF

## Notes to the quick reference data

- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ )  
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.
- The condition is  $V_i = \text{GND to } V_{CC}$

## ORDERING AND PACKAGE INFORMATION

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74LVC74D	14	SO	plastic	SOT108-1
74LVC74DB	14	SSOP	plastic	SOT337-1
74LVC74PW	14	TSSOP	plastic	SOT402-1

## PINNING

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 13	$1\overline{R}_D, 2\overline{R}_D$	asynchronous reset-direct input (active LOW)
2, 12	1D, 2D	data inputs
3, 11	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
4, 10	$1\overline{S}_D, 2\overline{S}_D$	asynchronous set-direct input (active LOW)
5, 9	1Q, 2Q	true flip-flop outputs
6, 8	$1\overline{Q}, 2\overline{Q}$	complement flip-flop outputs
7	GND	ground (0 V)
14	$V_{CC}$	positive supply voltage

# Dual D-type flip-flop with set and reset; positive-edge trigger



74LVC74

**FUNCTION TABLE**

INPUTS				OUTPUTS	
$\bar{S}_D$	$\bar{R}_D$	CP	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

H = HIGH voltage level  
 L = LOW voltage level  
 X = don't care  
 ↑ = LOW-to-HIGH CP transition  
 $Q_{n+1}$  = state after the next LOW-to-HIGH CP transition

INPUTS				OUTPUTS	
$\bar{S}_D$	$\bar{R}_D$	CP	D	$Q_{n+1}$	$\bar{Q}_{n+1}$
H	H	↑	L	L	H
H	H	↑	H	H	L



*A*

Dual D-type flip-flop with set and reset;  
positive-edge trigger

74LVC74




Fig.3 IEC Logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram (one flip-flop).

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74

**DC CHARACTERISTICS FOR 74LVC74**

For the DC characteristics see chapter "LVC family characteristics", section "Family specifications".

**AC CHARACTERISTICS FOR 74LVC74**GND = 0 V;  $t_r = t_f \leq 2.5$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)			UNIT	TEST CONDITIONS	
		-40 to +85				V <sub>CC</sub> (V)	WAVEFORMS
		MIN.	TYP.	MAX.			
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nCP to nQ, nQ̄	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 6, 8
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nS <sub>D</sub> to nQ, nQ̄	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 7, 8
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nR <sub>D</sub> to nQ, nQ̄	-	-	-	ns	1.2 2.7 3.0 to 3.6	Figs 7, 8
t <sub>w</sub>	clock pulse width HIGH or LOW	-	-	-	ns	2.7 3.0 to 3.6	Fig. 6
t <sub>w</sub>	set or reset pulse width LOW	-	-	-	ns	2.7 3.0 to 3.6	Fig. 7
t <sub>rem</sub>	removal time set or reset	-	-	-	ns	1.2 2.7 3.0 to 3.6	Fig. 7
t <sub>su</sub>	set-up time nD to nCP	-	-	-	ns	1.2 2.7 3.0 to 3.6	Fig. 6
t <sub>h</sub>	hold time nD to nCP	-	-	-	ns	1.2 2.7 3.0 to 3.6	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	-	-	-	MHz	2.7 3.0 to 3.6	Fig. 6

**Notes:** All typical values are measured at T<sub>amb</sub> = 25 °C.  
\* Typical values are measured at V<sub>CC</sub> = 3.3 V.

# Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74

### AC WAVEFORMS




Fig. 6 Waveforms showing the clock (nCP) to output (nQ, nQ) propagation delays, the clock pulse width, the nD to nCP set-up times, the nCP to nD hold times, the output transition times and the maximum clock pulse frequency.

**Note to Fig.6**

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig.7 Waveforms showing the set (nS-bar) and reset (nR-bar) input to output (nQ, nQ) propagation delays, the set and reset pulse widths and the nR-bar to nCP removal time.




Fig.8 Load circuitry for switching times.

- Notes:**
- (1)  $V_M = 1.5 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (2)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.