

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no. 8-1A.
- Inputs accept voltages upto 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- Output drive capability 50 Ω transmission lines @ 85 °C

GENERAL DESCRIPTION

The 74LVC74 is a high-performance low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74LVC74 is a dual positive edge triggered, D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (\overline{S}_D) and (\overline{R}_D) inputs; also complementary Q and \overline{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action in all data inputs makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f = 2.5 \text{ ns}$

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
|-------------------|--|---|---------|------|
| t_{PHL}/t_{PLH} | propagation delay nCP to nQ, n \overline{Q} | $C_L = 50\text{pF}$ $V_{CC} = 3.3 \text{ V}$ | 5.5 | ns |
| | n \overline{S}_D to nQ, n \overline{Q} | | 6.0 | |
| | n \overline{R}_D to nQ, n \overline{Q} | | 6.0 | |
| f_{max} | maximum clock frequency | | 125 | MHz |
| C_i | input capacitance | | 3.0 | pF |
| C_{PD} | power dissipation capacitance per flip-flop | notes 1 and 2 | 20 | pF |

Notes to the quick reference data

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz; C_L = output load capacity in pF;
 f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.
2. The condition is $V_i = \text{GND to } V_{CC}$

ORDERING AND PACKAGE INFORMATION

| TYPE NUMBER | PACKAGES | | | |
|-------------|----------|---------|----------|--------------|
| | PINS | PACKAGE | MATERIAL | CODE |
| 74LVC74D | 14 | SO | plastic | SO14/SOT108A |
| 74LVC74DB | 14 | SSOP | plastic | SSOP14 |

PINNING

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|---------|------------------------------------|--|
| 1, 13 | $1\overline{R}_D, 2\overline{R}_D$ | asynchronous reset-direct input (active LOW) |
| 2, 12 | 1D, 2D | data inputs |
| 3, 11 | 1CP, 2CP | clock input (LOW-to-HIGH, edge-triggered) |
| 4, 10 | $1\overline{S}_D, 2\overline{S}_D$ | asynchronous set-direct input (active LOW) |
| 5, 9 | 1Q, 2Q | true flip-flop outputs |
| 6, 8 | $1\overline{Q}, 2\overline{Q}$ | complement flip-flop outputs |
| 7 | GND | ground (0 V) |
| 14 | V_{CC} | positive supply voltage |

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LVC74

FUNCTION TABLE

| INPUTS | | | | OUTPUTS | |
|-------------|-------------|----|---|---------|-----------|
| \bar{S}_D | \bar{R}_D | CP | D | Q | \bar{Q} |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H | H |

- H = HIGH voltage level
- L = LOW voltage level
- X = don't care
- ↑ = LOW-to-HIGH CP transition
- Q_{n+1} = state after the next LOW-to-HIGH CP transition

| INPUTS | | | | OUTPUTS | |
|-------------|-------------|----|---|-----------|-----------------|
| \bar{S}_D | \bar{R}_D | CP | D | Q_{n+1} | \bar{Q}_{n+1} |
| H | H | ↑ | L | L | H |
| H | H | ↑ | H | H | L |




Fig.1 Pin configuration.







Fig.2 Logic symbol.

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LVC74



Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74

DC CHARACTERISTICS FOR 74LVC74

For the DC characteristics see chapter "LVC family characteristics", section "Family specifications".

AC CHARACTERISTICS FOR 74LVC74

GND = 0 V; $t_r = t_f = 2.5$ ns; $C_L = 50$ pF



| SYMBOL | PARAMETER | T _{amb} (°C) | | | UNIT | TEST CONDITIONS | |
|------------------------------------|---|-----------------------|----------------|---------------|------|--------------------------|-----------|
| | | -40 to +85 | | | | V _{CC} (V) | WAVEFORMS |
| | | MIN. | TYP. | MAX. | | | |
| t _{PHL} /t _{PLH} | propagation delay nCP to nQ, nQ̄ | – – – | – 5.5* – | – 10 9 | ns | 1.2 2.7 3.0 to 3.6 | Fig. 6 |
| t _{PHL} /t _{PLH} | propagation delay nS _D to nQ, nQ̄ | – – – | – 6.0* – | – 11 10 | ns | 1.2 2.7 3.0 to 3.6 | Fig. 7 |
| t _{PHL} /t _{PLH} | propagation delay nR _D to nQ, nQ̄ | – – – | – 6.0* – | – 11 10 | ns | 1.2 2.7 3.0 to 3.6 | Fig. 7 |
| t _w | clock pulse width HIGH or LOW | 5.5 5.0 | – – | – – | ns | 2.7 3.0 to 3.6 | Fig. 6 |
| t _w | set or reset pulse width LOW | 4.4 4 | – – | – – | ns | 2.7 3.0 to 3.6 | Fig. 7 |
| t _{rem} | removal time set or reset | – 2.0 2.0 | – – – | – – – | ns | 1.2 2.7 3.0 to 3.6 | Fig. 7 |
| t _{su} | set-up time nD to nCP | – 2.0 2.0 | – – – | – – – | ns | 1.2 2.7 3.0 to 3.6 | Fig. 6 |
| t _h | hold time nD to nCP | – 1 1 | – – – | – – – | ns | 1.2 2.7 3.0 to 3.6 | Fig. 6 |
| f _{max} | maximum clock pulse frequency | 90 100 | 115 125 | – – | MHz | 2.7 3.0 to 3.6 | Fig. 6 |

Notes: All typical values are measured at T_{amb} = 25 °C.
* Typical values are measured at V_{CC} = 3.3 V.

Dual D-type flip-flop with set and reset;
positive-edge trigger

74LVC74

AC WAVEFORMS



- Notes:**
- (1) $V_M = 1.5 \text{ V}$ at $V_{CC} \geq 2.7 \text{ V}$
 $V_M = 0.5 \cdot V_{CC}$ at $V_{CC} < 2.7 \text{ V}$
 - (2) V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.