

4-channel I²C-bus switch with reset

Rev. 04 — 29 August 2006

Product data sheet

1. General description

The PCA9546A is a quad bidirectional translating switch controlled via the I²C-bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the PCA9546A to recover from a situation where one of the downstream I^2C -buses is stuck in a LOW state. Pulling the \overline{RESET} pin LOW resets the I^2C -bus state machine and causes all the channels to be deselected as does the internal Power-On Reset (POR) function.

The pass gates of the switches are constructed such that the V_{DD} pin can be used to limit the maximum high voltage which will be passed by the PCA9546A. This allows the use of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

2. Features

- 1-of-4 bidirectional translating switches
- I²C-bus interface logic; compatible with SMBus standards
- Active LOW reset input
- 3 address pins allowing up to 8 devices on the I²C-bus
- Channel selection via I²C-bus, in any combination
- Power-up with all switch channels deselected
- Low R_{on} switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant Inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Three packages offered: SO16, TSSOP16, and HVQFN16



4-channel I²C-bus switch with reset

3. Ordering information

Table 1. Ordering information

Type number	Package	Package										
	Name	Description	Version									
PCA9546ABS	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4\times4\times0.85$ mm	SOT629-1									
PCA9546AD	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1									
PCA9546APW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1									


3.1 Ordering options

Table 2. Ordering options

Type number	Topside mark	Temperature range
PCA9546ABS	546A	–40 °C to +85 °C
PCA9546AD	PCA9546AD	–40 °C to +85 °C
PCA9546APW	PA9546A	–40 °C to +85 °C

4-channel I²C-bus switch with reset


4. Block diagram



4-channel I²C-bus switch with reset

5. Pinning information

5.1 Pinning



4-channel I²C-bus switch with reset

5.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	SO, TSSOP	HVQFN	
A0	1	15	address input 0
A1	2	16	address input 1
RESET	3	1	active LOW reset input
SD0	4	2	serial data 0
SC0	5	3	serial clock 0
SD1	6	4	serial data 1
SC1	7	5	serial clock 1
V_{SS}	8	6 <u>[1]</u>	supply ground
SD2	9	7	serial data 2
SC2	10	8	serial clock 2
SD3	11	9	serial data 3
SC3	12	10	serial clock 3
A2	13	11	address input 2
SCL	14	12	serial clock line
SDA	15	13	serial data line
V_{DD}	16	14	supply voltage


^[1] HVQFN package die supply ground is connected to both the V_{SS} pin and the exposed center pad. The V_{SS} pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

6. Functional description

Refer to Figure 1 "Block diagram of PCA9546A".

6.1 Device address

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9546A is shown in Figure 5. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

PCA9546A Philips Semiconductors

4-channel I2C-bus switch with reset

6.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9546A, which will be stored in the control register. If multiple bytes are received by the PCA9546A, it will save the last byte received. This register can be written and read via the I²C-bus.



6.2.1 Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9546A has been addressed. The 4 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I²C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Table 4		nitroi re	gister. V	viite—ci	iaillei S	election	i, Reau	-Chamilei Status
D7	D6	D5	D4	В3	B2	B1	В0	Command

Control register, Write shannel colection, Boad shannel str

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D7	D6	D5	D4	В3	B2	B1	B0	Command
X X X X X X X Channel 0 enabled channel 1 disabled channel 1 disabled channel 1 enabled channel 1 enabled channel 2 disabled channel 2 enabled channel 2 enabled channel 2 enabled channel 3 disabled channel 3 enabled channel 3 enabled channel 3 enabled X X X X X X X X X	Y	Y	Y	Y	Y	Y	Y	0	channel 0 disabled
X X X X X X Channel 1 enabled X X X X X X Channel 2 disabled X X X X X X X X X X X Channel 3 disabled X <td>^</td> <td>^</td> <td>^</td> <td>^</td> <td>^</td> <td>^</td> <td>^</td> <td>1</td> <td>channel 0 enabled</td>	^	^	^	^	^	^	^	1	channel 0 enabled
X X <td>V</td> <td>V</td> <td>V</td> <td>V</td> <td>V</td> <td>V</td> <td>0</td> <td>V</td> <td>channel 1 disabled</td>	V	V	V	V	V	V	0	V	channel 1 disabled
X X X X X X X X X X X X X X X X X X X X X X X X X Channel 3 disabled channel 3 enabled channel 3 enabled 0 0 0 0 0 0 no channel selected;	^	^	^	^	^	^	1	^	channel 1 enabled
X X <td>V</td> <td>~</td> <td>~</td> <td>~</td> <td>~</td> <td>0</td> <td>V</td> <td>~</td> <td>channel 2 disabled</td>	V	~	~	~	~	0	V	~	channel 2 disabled
X X X X 1 X X Channel 3 enabled 0 0 0 0 0 0 0 no channel selected;	^	^	^	^	^	1	^	^	channel 2 enabled
1 channel 3 enabled 0 0 0 0 0 0 no channel selected;	~	V	V	V	0	V	~	~	channel 3 disabled
	^	^	^	^	1	^	^	^	channel 3 enabled
	0	0	0	0	0	0	0	0	,

Remark: Several channels can be enabled at the same time. Example: B3 = 0, B2 = 1, B1 = 1, B0 = 0, means that channel 0 and channel 3 are disabled and channel 1 and channel 2 are enabled. Care should be taken not to exceed the maximum bus capacitance.

4-channel I²C-bus switch with reset

6.3 **RESET** input


The $\overline{\text{RESET}}$ input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of $t_{w(rst)L}$, the PCA9546A will reset its registers and I²C-bus state machine and will deselect all channels. The $\overline{\text{RESET}}$ input must be connected to V_{DD} through a pull-up resistor.

6.4 Power-on reset

When power is applied to V_{DD} , an internal Power-On Reset (POR) holds the PCA9546A in a reset condition until V_{DD} has reached V_{POR} . At this point, the reset condition is released and the PCA9546A registers and I²C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, V_{DD} must be lowered below 0.2 V to reset the device.

6.5 Voltage translation

The pass gate transistors of the PCA9546A are constructed such that the V_{DD} voltage can be used to limit the maximum voltage that will be passed from one I^2C -bus to another.



<u>Figure 7</u> shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in <u>Section 10 "Static characteristics"</u> of this data sheet). In order for the PCA9546A to act as a voltage translator, the $V_{o(sw)}$ voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then $V_{o(sw)}$ should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at <u>Figure 7</u>, we see that $V_{o(sw)(max)}$ will be at 2.7 V when the PCA9546A supply voltage is 3.5 V or lower, so the PCA9546A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see <u>Figure 14</u>).

4-channel I²C-bus switch with reset


More Information can be found in Application Note *AN262: PCA954X family of I²C/SMBus multiplexers and switches*.

7. Characteristics of the I²C-bus

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 8).



7.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).




7.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 10).

PCA9546A_4

4-channel I²C-bus switch with reset




7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




4-channel I²C-bus switch with reset

7.5 Bus transactions

Data is transmitted to the PCA9546A control register using the Write mode as shown in Figure 12.




Data is read from PCA9546A using the Read mode as shown in Figure 13.



4-channel I²C-bus switch with reset

8. Application design-in information



4-channel I²C-bus switch with reset

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V_{SS} (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+7.0	V
V_{I}	input voltage		-0.5	+7.0	V
I _I	input current		-	±20	mA
I_{O}	output current		-	±25	mA
I_{DD}	supply current		-	±100	mA
I _{SS}	ground supply current		-	±100	mA
P_{tot}	total power dissipation		-	400	mW
T _{stg}	storage temperature		-60	+150	°C
T_{amb}	ambient temperature	operating	-40	+85	°C

^[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

4-channel I²C-bus switch with reset

10. Static characteristics

 Table 6.
 Static characteristics

 V_{DD} = 2.3 V to 3.6 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. See <u>Table 7 on page 14</u> for V_{DD} = 4.5 V to 5.5 V.[1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
V_{DD}	supply voltage			2.3	-	3.6	V
I _{DD}	supply current	operating mode; V_{DD} = 3.6 V; no load; V_{I} = V_{DD} or V_{SS} ; f_{SCL} = 100 kHz		-	16	50	μΑ
I _{stb}	standby current	standby mode; V_{DD} = 3.6 V; no load; V_{I} = V_{DD} or V_{SS}		-	0.1	1	μΑ
V_{POR}	power-on reset voltage	no load; $V_I = V_{DD}$ or V_{SS}	[2]	-	1.6	2.1	V
Input SCI	.; input/output SDA						
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V _{DD}	V
V_{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	6	V
I _{OL}	LOW-level output current	$V_{OL} = 0.4 V$		3	-	-	mΑ
		$V_{OL} = 0.6 \text{ V}$		6	-	-	mΑ
I <u>L</u>	leakage current	$V_I = V_{DD}$ or V_{SS}		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	12	13	pF
Select inp	outs A0 to A2, RESET						
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V _{DD}	V
V _{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	$V_{DD} + 0.5$	V
ILI	input leakage current	pin at V _{DD} or V _{SS}		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	1.6	3	pF
Pass gate)						
R _{on}	ON-state resistance	$V_{DD} = 3.6 \text{ V}; V_{O} = 0.4 \text{ V}; I_{O} = 15 \text{ mA}$		5	11	30	Ω
		V_{DD} = 2.3 V to 2.7 V; V_{O} = 0.4 V; I_{O} = 10 mA		7	16	55	Ω
$V_{o(sw)}$	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$		-	1.9	-	V
Ο(399 <i>)</i>		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$		1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$		-	1.5	-	V
		$V_{i(sw)} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$		1.1	-	2.0	V
IL	leakage current	$V_I = V_{DD}$ or V_{SS}		-1	-	+1	μΑ
C _{io}	input/output capacitance	$V_I = V_{SS}$		-	3	5	pF

^[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

^[2] V_{DD} must be lowered to 0.2 V in order to reset part.

4-channel I²C-bus switch with reset

Table 7. Static characteristics

 V_{DD} = 4.5 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified. See <u>Table 6 on page 13</u> for V_{DD} = 2.3 V to 3.6 V.[1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
V_{DD}	supply voltage			4.5	-	5.5	V
I _{DD}	supply current	operating mode; $V_{DD} = 5.5 \text{ V}$; no load; $V_{I} = V_{DD}$ or V_{SS} ; $f_{SCL} = 100 \text{ kHz}$		-	65	100	μΑ
I _{stb}	standby current	standby mode; $V_{DD} = 5.5 \text{ V}$; no load; $V_{I} = V_{DD} \text{ or } V_{SS}$		-	0.3	1	μΑ
V_{POR}	power-on reset voltage	no load; $V_I = V_{DD}$ or V_{SS}	[2]	-	1.7	2.1	V
Input SCL	.; input/output SDA						
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V _{DD}	V
V_{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	6	V
I_{OL}	LOW-level output current	V _{OL} = 0.4 V		3	-	-	mΑ
		V _{OL} = 0.6 V		6	-	-	mΑ
I _{IL}	LOW-level input current	$V_I = V_{SS}$		1	-	1	μΑ
I _{IH}	HIGH-level input current	$V_I = V_{DD}$		1	-	1	μΑ
C _i	input capacitance	$V_I = V_{SS}$		-	12	13	pF
Select inp	outs A0 to A2, RESET						
V_{IL}	LOW-level input voltage			-0.5	-	+0.3V _{DD}	V
V_{IH}	HIGH-level input voltage			$0.7V_{DD}$	-	$V_{DD} + 0.5$	V
I _{LI}	input leakage current	pin at V _{DD} or V _{SS}		-1	-	+1	μΑ
C_{i}	input capacitance	$V_I = V_{SS}$		-	2	3	pF
Pass gate)						
R _{on}	ON-state resistance	V_{DD} = 4.5 V to 5.5 V; V_{O} = 0.4 V; I_{O} = 15 mA		4	9	24	Ω
$V_{o(sw)}$	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$		-	3.6	-	V
		$V_{i(sw)} = V_{DD} = 4.5 \text{ V to } 5.5 \text{ V};$ $I_{o(sw)} = -100 \mu\text{A}$		2.6	-	4.5	V
IL	leakage current	$V_I = V_{DD}$ or V_{SS}		-1	-	+1	μΑ
C_{io}	input/output capacitance	$V_I = V_{SS}$		-	3	5	pF

^[1] For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

^[2] V_{DD} must be lowered to 0.2 V in order to reset part.

4-channel I²C-bus switch with reset

11. Dynamic characteristics

Table 8. Dynamic characteristics

Symbol	Parameter	Conditions		Standard I ² C-I		Fast-mode l	Fast-mode I ² C-bus			
				Min	Max	Min	Max			
t _{PD}	propagation delay	from SDA to SDn, or SCL to SCn		-	0.3[1]	-	0.3[1]	ns		
f _{SCL}	SCL clock frequency			0	100	0	400	kHz		
t _{BUF}	bus free time between a STOP and START condition			4.7	-	1.3	-	μs		
$t_{\text{HD;STA}}$	hold time (repeated) START condition		[2]	4.0	-	0.6	-	μs		
t_{LOW}	LOW period of the SCL clock			4.7	-	1.3	-	μs		
t _{HIGH}	HIGH period of the SCL clock			4.0	-	0.6	-	μs		
t _{SU;STA}	set-up time for a repeated START condition			4.7	-	0.6	-	μs		
t _{SU;STO}	set-up time for STOP condition			4.0	-	0.6	-	μs		
t _{HD;DAT}	data hold time			0[3]	3.45	O[3]	0.9	μs		
$t_{\text{SU;DAT}}$	data set-up time			250	-	100	-	ns		
t _r	rise time of both SDA and SCL signals			-	1000	20 + 0.1C _b [4]	300	ns		
t _f	fall time of both SDA and SCL signals			-	300	20 + 0.1C _b [4]	300	μs		
C _b	capacitive load for each bus line			-	400	-	400	μs		
t _{SP}	pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns		
$t_{VD;DAT}$	data valid time	HIGH-to-LOW	[5]	-	1	-	1	μs		
		LOW-to-HIGH	[5]	-	0.6	-	0.6	μs		
$t_{VD;ACK}$	data valid acknowledge time			-	1	-	1	μs		
RESET										
t _{w(rst)L}	LOW-level reset time			4	-	4	-	ns		
t _{rst}	reset time	SDA clear		500	-	500	-	ns		
t _{REC;STA}	recovery time to START condition			0	-	0	-	ns		

^[1] Pass gate propagation delay is calculated from the 20 Ω typical R_{on} and the 15 pF load capacitance.


^[2] After this period, the first clock pulse is generated.


^[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH(min)} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.


^[4] $C_b = \text{total capacitance of one bus line in pF.}$

^[5] Measurements taken with 1 $k\Omega$ pull-up resistor and 50 pF load.

4-channel I²C-bus switch with reset








4-channel I²C-bus switch with reset

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ø	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 18. Package outline SOT109-1 (SO16)

PCA9546A_4

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER				ISSUE DATE
IEC	JEDEC	JEITA		PROJECTION ISSUE DA	ISSUE DATE
	MO-153				99-12-27 03-02-18
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 19. Package outline SOT403-1 (TSSOP16)

PCA9546A_4

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body $4 \times 4 \times 0.85$ mm

SOT629-1




Fig 20. Package outline SOT629-1 (HVQFN16)

4-channel I2C-bus switch with reset

13. Soldering

13.1 Introduction to soldering surface mount packages

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow temperatures range from 215 °C to 260 °C depending on solder paste material. The peak top-surface temperature of the packages should be kept below:

Table 9. SnPb eutectic process - package peak reflow temperatures (from *J-STD-020C* July 2004)

Package thickness	Volume mm ³ < 350	Volume mm³ ≥ 350
< 2.5 mm	240 °C + 0/–5 °C	225 °C + 0/–5 °C
≥ 2.5 mm	225 °C + 0/–5 °C	225 °C + 0/–5 °C

Table 10. Pb-free process - package peak reflow temperatures (from *J-STD-020C* July 2004)

Package thickness	Volume mm ³ < 350	Volume mm ³ 350 to 2000	Volume mm ³ > 2000
< 1.6 mm	260 °C + 0 °C	260 °C + 0 °C	260 °C + 0 °C
1.6 mm to 2.5 mm	260 °C + 0 °C	250 °C + 0 °C	245 °C + 0 °C
≥ 2.5 mm	250 °C + 0 °C	245 °C + 0 °C	245 °C + 0 °C

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):

PCA9546A_4

4-channel I²C-bus switch with reset

- larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300\,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 $^{\circ}$ C and 320 $^{\circ}$ C.

13.5 Package related soldering information

Table 11. Suitability of surface mount IC packages for wave and reflow soldering methods

		•	
Package[1]	Soldering method		
	Wave	Reflow[2]	
BGA, HTSSONT ^[3] , LBGA, LFBGA, SQFP, SSOPT ^[3] , TFBGA, VFBGA, XSON	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable[4]	suitable	
PLCC[5], SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended[5][6]	suitable	
SSOP, TSSOP, VSO, VSSOP	not recommended[7]	suitable	
CWQCCNL[8], PMFP[9], WQCCNL[8]	not suitable	not suitable	

For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026);
 order a copy from your Philips Semiconductors sales office.

^[2] All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

4-channel I²C-bus switch with reset

- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

14. Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
HBM	Human Body Model
IC	Integrated Circuit
I ² C-bus	Inter-Integrated Circuit bus
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PCB	Printed-Circuit Board
SMBus	System Management Bus

4-channel I²C-bus switch with reset

15. Revision history

Table 13. Revision history

	•			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9546A_4	20060829	Product data sheet	-	PCA9546A_3
Modifications:	 Section 6.3 Table 5 "Lir" " should r Table 6 "State for R_{on}: characteristics 	Marking" changed to Section "RESET input", 2 nd sentence niting values", Table note 1: not exceed 125 °C." atic characteristics" on page unged "V _{DD} = 3.67 V" to "V _{DD} Definition of RESET timing"	ce: changed "t _{WL} " to "t _w changed " should no 13, sub-section "Pass 5 = 3.6 V"	(rst)L" exceed 150 °C." to gate", (first row) conditions
PCA9546A_3 (9397 750 14318)	20050406	Product data sheet	-	PCA9546A_2
PCA9546A_2 (9397 750 13991)	20040929	Objective data sheet	-	PCA9546A_1
PCA9546A_1 (9397 750 13308)	20040728	Objective data sheet	-	-

4-channel I2C-bus switch with reset

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.semiconductors.philips.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Philips Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.semiconductors.philips.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of Koninklijke Philips Electronics N.V.

17. Contact information


For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

4-channel I²C-bus switch with reset

18. Contents

1	General description	. 1
2	Features	. 1
3	Ordering information	. 2
3.1	Ordering options	. 2
4	Block diagram	. 3
5	Pinning information	. 4
5.1	Pinning	
5.2	Pin description	. 5
6	Functional description	. 5
6.1	Device address	
6.2	Control register	
6.2.1	Control register definition	
6.3	RESET input	
6.4 6.5	Power-on reset	
	Voltage translation	
7	Characteristics of the I ² C-bus	
7.1 7.2	Bit transfer	
7.2 7.3	START and STOP conditions	
7.3 7.4	Acknowledge	
7.5	Bus transactions	
	Dao tranoactione :	
8	Application design-in information	11
8 a	Application design-in information	11 12
9	Limiting values	12
9 10	Limiting values Static characteristics	12 13
9 10 11	Limiting values	12 13 15
9 10 11 12	Limiting values	12 13 15 17
9 10 11 12 13	Limiting values	12 13 15 17
9 10 11 12	Limiting values	12 13 15 17 20
9 10 11 12 13 13.1	Limiting values Static characteristics Dynamic characteristics Package outline Soldering Introduction to soldering surface mount packages	12 13 15 17 20
9 10 11 12 13 13.1	Limiting values. Static characteristics. Dynamic characteristics. Package outline. Soldering. Introduction to soldering surface mount packages. Reflow soldering.	12 13 15 17 20 20 20
9 10 11 12 13 13.1	Limiting values Static characteristics Dynamic characteristics Package outline Soldering Introduction to soldering surface mount packages Reflow soldering Wave soldering	12 13 15 17 20 20 20 20
9 10 11 12 13 13.1 13.2 13.3	Limiting values. Static characteristics. Dynamic characteristics. Package outline. Soldering. Introduction to soldering surface mount packages. Reflow soldering. Wave soldering. Manual soldering.	12 13 15 17 20 20 20 20 21
9 10 11 12 13 13.1 13.2 13.3 13.4	Limiting values. Static characteristics. Dynamic characteristics Package outline Soldering Introduction to soldering surface mount packages Reflow soldering Wave soldering Manual soldering Package related soldering information	12 13 15 17 20 20 20 20 21 21
9 10 11 12 13 13.1 13.2 13.3 13.4 13.5	Limiting values. Static characteristics. Dynamic characteristics Package outline Soldering Introduction to soldering surface mount packages Reflow soldering Wave soldering Manual soldering Package related soldering information Abbreviations.	12 13 15 17 20 20 20 20 21 21 22
9 10 11 12 13 13.1 13.2 13.3 13.4 13.5 14 15	Limiting values. Static characteristics. Dynamic characteristics. Package outline. Soldering. Introduction to soldering surface mount packages. Reflow soldering. Wave soldering. Manual soldering. Package related soldering information. Abbreviations. Revision history.	12 13 15 17 20 20 20 21 21 21 22 23
9 10 11 12 13 13.1 13.2 13.3 13.4 13.5 14 15 16	Limiting values. Static characteristics. Dynamic characteristics. Package outline. Soldering. Introduction to soldering surface mount packages. Reflow soldering. Wave soldering. Manual soldering. Package related soldering information. Abbreviations. Revision history. Legal information.	12 13 15 17 20 20 20 21 21 22 23 24
9 10 11 12 13 13.1 13.2 13.3 13.4 13.5 14 15	Limiting values. Static characteristics. Dynamic characteristics. Package outline. Soldering. Introduction to soldering surface mount packages. Reflow soldering. Wave soldering. Manual soldering Package related soldering information. Abbreviations. Revision history. Legal information. Data sheet status	12 13 15 17 20 20 20 21 21 22 23 24 24
9 10 11 12 13 13.1 13.2 13.3 13.4 13.5 14 15 16 16.1	Limiting values. Static characteristics. Dynamic characteristics. Package outline. Soldering. Introduction to soldering surface mount packages. Reflow soldering. Wave soldering. Manual soldering. Package related soldering information. Abbreviations. Revision history. Legal information.	12 13 15 17 20 20 20 21 21 22 23 24 24 24
9 10 11 12 13 13.1 13.2 13.3 13.4 13.5 14 15 16 16.1 16.2	Limiting values. Static characteristics. Dynamic characteristics. Package outline. Soldering. Introduction to soldering surface mount packages. Reflow soldering. Wave soldering. Manual soldering Package related soldering information. Abbreviations. Revision history. Legal information. Data sheet status Definitions.	12 13 15 17 20 20 20 21 21 22 23 24 24 24 24 24
9 10 11 12 13 13.1 13.2 13.3 13.4 13.5 14 15 16 16.1 16.2 16.3	Limiting values. Static characteristics. Dynamic characteristics Package outline Soldering Introduction to soldering surface mount packages Reflow soldering Wave soldering Manual soldering Package related soldering information Abbreviations Revision history Legal information Data sheet status Definitions Disclaimers	12 13 15 17 20 20 20 21 21 22 23 24 24 24 24 24 24





© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Date of release: 29 August 2006

Document identifier: PCA9546A_4