# Advance Information

# **Power MOSFET**

## 17 A, 24 V N-Channel SO-8 Leadless

The SO-8LL (Leadless) package uses the power QFN package technology. It's footprint matches that of the standard SO-8 single die device. This Leadless SO-8 package provides low parasitic inductance compared to the standard SO-8 package allowing for higher frequency operation.

#### **Features**

- Planar HD3E Process for Fast Switching Performance
- Low R<sub>DSon</sub> to Minimize Conduction Loss
- Low C<sub>iss</sub> to Minimize Driver Loss
- Low Gate Charge
- Surface Mount
- Fast Switching


### **Product Summary**

Symbol	Value
V <sub>DS</sub>	24 V
R <sub>DSon</sub> @ 10 V	8 mΩ
Qg	8 nC
I <sub>D</sub>	17 A
Q <sub>gd</sub>	3 nC




## ON Semiconductor®

#### http://onsemi.com



#### **MARKING DIAGRAM**





#### SO-8 Leadless **CASE 751S**

XXXXX = Specific Device Code

= Year WW = Work Week

## **PIN ASSIGNMENT**

PIN	FUNCTION
1	S – SOURCE
2	G – GATE
3	D – DRAIN

#### **ORDERING INFORMATION**

Device	Package	Shipping
NTLMS4502N	SO-8 Leadless	2500 Tape & Reel

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C Unless otherwise specified)

Parameter		Symbol	Value	Units
Drain-to-Source Voltage		V <sub>DSS</sub>	24	$V_{dc}$
Gate-to-Source Voltage	Continuous	V <sub>GS</sub>	±20	V <sub>dc</sub>
Drain Current	Continuous @ $T_A = 25^{\circ}C$ (Note 1) Continuous @ $T_A = 25^{\circ}C$ (Note 2) Single Pulse ( $t_p = 10 \mu s$ ) (Note 4)	I <sub>D</sub> I <sub>DM</sub> I <sub>DM</sub>	12 17 40	A A A
Maximum Power Dissipation (Steady State) @ $T_A = 25^{\circ}C$ (Note 1) Single Pulse ( $t_p = 10$ Secs) $T_A = 25^{\circ}C$ (Note 2)		P <sub>D</sub> P <sub>D</sub>	2.3 5.0	W
Operating and Storage Temperature		T <sub>J</sub> and T <sub>stg</sub>	-55 to 150	°C
Single Pulse Drain-to Source Avalanche Energy – Starting T <sub>J</sub> = 25°C		E <sub>AS</sub>	220	mJ
Thermal Resistance	Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2) Junction-to-Ambient (Note 3)	$\begin{array}{c} R_{\thetaJA} \\ R_{\thetaJA} \\ R_{\thetaJA} \end{array}$	55 25 110	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 Secs		T <sub>L</sub>	260	°C

- When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in²).
   1" pad (Cu Area 0.911 in²), t < 10 sec.</li>
   When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in²).
   Chip current capability limited by package.


## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C Unless otherwise specified)


Characteristics		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
Drain–to–Source Breakdown Voltage (Note 5) (V <sub>GS</sub> = 0 V <sub>dc</sub> , I <sub>D</sub> = 250 μA <sub>dc</sub> ) Temperature Coefficient (Positive)		V(br) <sub>DSS</sub>	24 -	28 25	_ _	V <sub>dc</sub> mV/°C
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 V <sub>dc</sub> , V <sub>GS</sub> = 0 V <sub>dc</sub> ) (V <sub>DS</sub> = 20 V <sub>dc</sub> , V <sub>GS</sub> = 0 V <sub>dc</sub> , T <sub>J</sub> = 150 °C)		I <sub>DSS</sub>	_ _	_ _	0.8 10	μA <sub>dc</sub>
Gate–Body Leakage Current $(V_{GS} = \pm 20 V_{dc}, V_{DS} = 0 V_{dc})$		I <sub>GSS</sub>	-	_	±100	nA <sub>dc</sub>
ON CHARACTERISTICS (Note 5)					-	
Gate Threshold Voltage (Note 5) $ (V_{DS} = V_{GS},  I_D = 250  \mu A_{dc}) $ Threshold Temperature Coefficient (Negative)		V <sub>GS</sub> (th)	1.0 -	1.5 -4.0	2.0	V <sub>dc</sub> mV/°C
Static Drain-to-Source On-Resistance (Note 5) $ \begin{array}{l} V_{GS} = 10 \ V_{dc}, \ I_D = 17 \ A_{dc} \\ V_{GS} = 4.5 \ V_{dc}, \ I_D = 15 \ A_{dc} \end{array} $		R <sub>DS</sub> (on)	1 1	8.0 12	10.8 14.8	mΩ
Forward Transconductance (Note 5)	$(V_{DS} = 10 V_{dc}, I_D = 17 A_{dc})$	9FS	-	20	_	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	$(V_{DS} = 20 V_{dc}, V_{GS} = 0 V, f = 1 MHz)$	C <sub>iss</sub>	-	1150	1190	pF
Output Capacitance		Coss	-	435	460	
Transfer Capacitance		C <sub>rss</sub>	-	110	25	
SWITCHING CHARACTERISTICS (Note	e 6)					
Turn-On Delay Time	$(V_{GS} = 10 V_{dc}, V_{DD} = 15 V_{dc}, I_D = 17 A_{dc},$	t <sub>d</sub> (on)	-	7	9	ns
Rise Time	$R_G = 2.5 \Omega$ )	t <sub>r</sub>	-	21	25	
Turn-Off Delay Time		t <sub>d</sub> (off)	-	20	22	
Fall Time		tf	-	3.5	5	
Gate Charge	$(V_{GS} = 4.5 V_{dc}, I_D = 17 A_{dc}, Vds = 10 V)$	$Q_{T(g)}$	-	8	9.5	nC
		Q <sub>1(gs)</sub>	ı	2.0	_	
		Q <sub>2(gd)</sub>	-	3.0	-	
		Q <sub>sw</sub>	-	TBD	-	
		Q <sub>oss</sub>	1	TBD	-	
SOURCE-DRAIN DIODE CHARACTER	USTICS			_		
Forward On–Voltage	$(I_S = 8 A_{dc}, V_{GS} = 0 V_{dc}) \text{ (Note 5)}$ $(I_S = 1.5 A_{dc}, V_{GS} = 0 V_{dc}, T_J = 150^{\circ}\text{C})$	V <sub>SD</sub>	П	0.95 0.8	1.2 -	V <sub>dc</sub>
Reverse Recovery Time	$(I_S = 8 A_{dc}, V_{GS} = 0 V_{dc},$	t <sub>rr</sub>	ı	33	45	ns
	$dI_S/dt = 100 A/\mu s)$ (Note 5)	t <sub>a</sub>	ı	15	_	
		t <sub>b</sub>	ı	18	_	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	_	0.025	_	μС


<sup>5.</sup> Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
6. Switching characteristics are independent of operating junction temperatures.

#### PACKAGE DIMENSIONS

SO-8 Leadless CASE 751S-02 ISSUE A







#### NOTES

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		
DIM	MIN MAX		
Α	1.750	1.950	
A1	0.254 REF		
В	0.900	1.100	
D	6.000 BSC		
D1	3.046	3.246	
D2	0.154	0.354	
D3	1.246	1.446	
Е	5.000 BSC		
E1	4.392	4.592	
F	2.940 3.140		
G	0.400	0.600	
J1	0.680	0.880	
J2	0.250	0.450	
J3	0.154	0.354	

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

## Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051

Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.