

# 54LS00/DM54LS00/DM74LS00 Quad 2-Input NAND Gates

### **General Description**

### Features

This device contains four independent gates each of which performs the logic NAND function.

 Alternate Military/Aerospace device (54LS00) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

### **Connection Diagram**



### **Function Table**

 $\mathbf{Y} = \overline{\mathbf{AB}}$ Inputs Output Y в Α н L L н Н L Н L. Н н н L





54LS00/DM54LS00/DM74LS00 Quad 2-Input NAND Gates

June 1989

RRD-B30M105/Printed in U. S. A.

© 1995 National Semiconductor Corporation TL/F/6439

### Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS and 54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter		DM54LS00	)		Units			
Cymbol	i arameter	Min	Nom	Max	Min	Nom	Max		
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High Level Input Voltage	2			2			V	
VIL	Low Level Input Voltage			0.7			0.8	V	
I <sub>OH</sub>	High Level Output Current			-0.4			-0.4	mA	
I <sub>OL</sub>	Low Level Output Current			4			8	mA	
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C	

### Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output	$V_{CC} = Min, I_{OH} = Max,$	DM54	2.5	3.4		V
	Voltage	V <sub>IL</sub> = Max	V <sub>IL</sub> = Max DM74		3.4		
VOL	Low Level Output	$V_{CC} = Min, I_{OL} = Max,$	DM54		0.25	0.4	
Voltage	Voltage	V <sub>IH</sub> = Min	DM74		0.35	0.5	l v
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$	DM74		0.25	0.4	
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_1 = 7V$				0.1	mA
I <sub>IH</sub>	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$				20	μΑ
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-0.36	mA
IOS	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-100	m۸
	Output Current	(Note 2)	DM74	-20		-100	
ICCH	Supply Current with Outputs High	V <sub>CC</sub> = Max			0.8	1.6	mA
ICCL	Supply Current with Outputs Low	V <sub>CC</sub> = Max			2.4	4.4	mA

# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	C <sub>L</sub> =	15 pF	C <sub>L</sub> =	Units					
		Min	Max	Min	Мах					
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	3	10	4	15	ns				
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	3	10	4	15	ns				
Note 1: All typicals	Note 1 All typicals are at $V_{CC} = 5V$ T <sub>A</sub> = 25°C									

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

SEMICONDUCTOR

# CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate • Quad 2-Input NAND Buffered B Series Gate

### **General Description**

The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.

All inputs are protected against static discharge with diodes to  $V_{\mbox{DD}}$  and  $V_{\mbox{SS}}.$ 

# **Ordering Code:**

#### Order Number Package Number Package Description CD4001BCM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide CD4001BCSJ M14D CD4001BCN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide CD4011BCM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide CD4011BCN N14A

**Features** 

■ Low power TTL:

temperature range

■ 5V-10V-15V parametric ratings

Symmetrical output characteristics

■ Maximum input leakage 1 µA at 15V over full

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagrams**



October 1987 Revised January 1999

Fan out of 2 driving 74L compatibility: or 1 driving 74LS

### Absolute Maximum Ratings(Note 1)

(Note 2)

# Recommended Operating Conditions

Voltage at any Pin	-0.5V to V <sub>DD</sub> +0.5V
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line	700 mW
Small Outline	500 mW
V <sub>DD</sub> Range	–0.5 $V_{DC}$ to +18 $V_{DC}$
Storage Temperature (T <sub>S</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

 Operating Range (V<sub>DD</sub>)
 3 V<sub>DC</sub> to 15 V<sub>DC</sub>

 Operating Temperature Range
 CD4001BC, CD4011BC

 -40°C to +85°C

 Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Tempera 

ture Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation. Note 2: All voltages measured with respect to  $V_{SS}$  unless otherwise speci-

Note 2: All voltages measured with respect to V<sub>SS</sub> unless otherwise specified.

# DC Electrical Characteristics (Note 2)

0 milest	Devenueter	0 - m dition -	<b>−40°C</b>		+25°C			+85°C		Unito
Symbol	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I <sub>DD</sub>	Quiescent Device	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		1		0.004	1		7.5	μA
	Current	$V_{DD}$ = 10V, $V_{IN}$ = $V_{DD}$ or $V_{SS}$		2		0.005	2		15	μA
		$V_{DD}$ = 15V, $V_{IN}$ = $V_{DD}$ or $V_{SS}$		4		0.006	4		30	μA
V <sub>OL</sub>	LOW Level	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
	Output Voltage	$V_{DD} = 10V \qquad  I_O  < 1 \ \mu A$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V <sub>OH</sub>	HIGH Level	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
	Output Voltage	$V_{DD} = 10V \qquad  I_O  < 1 \ \mu A$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
VIL	LOW Level	$V_{DD} = 5V, V_{O} = 4.5V$		1.5		2	1.5		1.5	V
	Input Voltage	$V_{DD} = 10V, V_{O} = 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 13.5V$		4.0		6	4.0		4.0	V
VIH	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V$	3.5		3.5	3		3.5		V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V$	11.0		11.0	9		11.0		V
I <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 <sup>-5</sup>	-0.30		-1.0	μΑ
		V <sub>DD</sub> = 15V, V <sub>IN</sub> = 15V		0.30		10 <sup>-5</sup>	0.30		1.0	μA

Note 3: I<sub>OL</sub> and I<sub>OH</sub> are tested one output at a time.

### AC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	Тур	Max	Units
t <sub>PHL</sub>	Propagation Delay Time,	$V_{DD} = 5V$	120	250	ns
	HIGH-to-LOW Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	ns
t <sub>PLH</sub>	Propagation Delay Time,	$V_{DD} = 5V$	110	250	ns
	LOW-to-HIGH Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$	90	200	ns
		$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	40	80	ns
C <sub>IN</sub>	Average Input Capacitance	Any Input	5	7.5	pF
CPD	Power Dissipation Capacity	Any Gate	14		pF

### AC Electrical Characteristics (Note 5)

	$A^{-} = 20^{-} 0^{+}, \text{ mpar } q, q^{-} = 20^{-} 10^{-} 0^{-} 0^{-}$	- oo pr, nc - zook. Typical temperature oo			
Symbol	Parameter	Conditions	Тур	Max	Units
t <sub>PHL</sub>	Propagation Delay,	$V_{DD} = 5V$	120	250	ns
	HIGH-to-LOW Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	ns
t <sub>PLH</sub>	Propagation Delay,	$V_{DD} = 5V$	85	250	ns
	LOW-to-HIGH Level	$V_{DD} = 10V$	40	100	ns
		$V_{DD} = 15V$	30	70	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$	90	200	ns
		$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	40	80	ns
CIN	Average Input Capacitance	Any Input	5	7.5	pF
CPD	Power Dissipation Capacity	Any Gate	14		pF

Note 5: AC Parameters are guaranteed by DC correlated testing.

### **Typical Performance Characteristics**









# FAIRCHILD

SEMICONDUCTOR

# MM74HC14 Hex Inverting Schmitt Trigger

### **General Description**

The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads.

The 74HC logic family is functionally and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.

### Features

- Typical propagation delay: 13 ns
- Wide power supply range: 2–6V
- $\blacksquare$  Low quiescent current: 20  $\mu A$  maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Typical hysteresis voltage: 0.9V at V<sub>CC</sub> = 4.5V

### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC14SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC14N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**





September 1983 Revised February 1999

© 1999 Fairchild Semiconductor Corporation DS005105.prf

**MM74HC14** 

### Absolute Maximum Ratings(Note 1)

(Note 2)	
Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> $+1.5$ V
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current, per pin	
(I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	$V_{CC}$	V
(V <sub>IN</sub> , V <sub>OUT</sub> )			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	Vac	T <sub>A</sub> = 25°C		$T_{A}=-40$ to $85^{\circ}C$	$T_{A} = -55$ to $125^{\circ}C$	Unite
Symbol	Faranteter	Conditions	-00	Тур		Guaranteed L	imits	onits
V <sub>T+</sub>	Positive Going	Minimum	2.0V	1.2	1.0	1.0	1.0	V
	Threshold Voltage		4.5V	2.7	2.0	2.0	2.0	V
			6.0V	3.2	3.0	3.0	3.0	V
		Maximum	2.0V	1.2	1.5	1.5	1.5	V
			4.5V	2.7	3.15	3.15	3.15	V
			6.0V	3.2	4.2	4.2	4.2	V
V <sub>T-</sub>	Negative Going	Minimum	2.0V	0.7	0.3	0.3	0.3	V
	Threshold Voltage		4.5V	1.8	0.9	0.9	0.9	V
			6.0V	2.2	1.2	1.2	1.2	V
		Maximum	2.0V	0.7	1.0	1.0	1.0	V
			4.5V	1.8	2.2	2.2	2.2	V
			6.0V	2.2	3.0	3.0	3.0	V
V <sub>H</sub>	Hysteresis Voltage	Minimum	2.0V	0.5	0.2	0.2	0.2	V
			4.5V	0.9	0.4	0.4	0.4	V
			6.0V	1.0	0.5	0.5	0.5	V
		Maximum	2.0V	0.5	1.0	1.0	1.0	V
			4.5V	0.9	1.4	1.4	1.4	V
			6.0V	1.0	1.5	1.5	1.5	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IL}$	2.0V	2.0	1.9	1.9	1.9	V
	Output Voltage	$ I_{OUT}  = 20 \ \mu A$	4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IL}$						
		I <sub>OUT</sub>   = 4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
		I <sub>OUT</sub>   = 5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$	2.0V	0	0.1	0.1	0.1	V
	Output Voltage	$ I_{OUT}  = 20 \ \mu A$	4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$						
		I <sub>OUT</sub>   = 4.0 mA	4.5V	0.2	0.26	0.33	0.4	V
		I <sub>OUT</sub>   = 5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$						

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

# FAIRCHILD

SEMICONDUCTOR

# **MM74HC04 Hex Inverter**

### **General Description**

The MM74HC04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits.

The MM74HC04 is a triple buffered inverter. It has high noise immunity and the ability to drive 10 LS-TTL loads. The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $V_{\mbox{\scriptsize CC}}$  and ground.

September 1983

Revised February 1999

#### Features

- Typical propagation delay: 8 ns
- Fan out of 10 LS-TTL loads
- $\blacksquare$  Quiescent power consumption: 10  $\mu W$  maximum at room temperature
- Low input current: 1 μA maximum

### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC04M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC04SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.5mm Wide
MM74HC04MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC04N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

### Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**

### Logic Diagram



### Absolute Maximum Ratings(Note 1) (Note 2)

Supply Voltage (V <sub>CC</sub> )	−0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> $+1.5$ V
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I_{CC})	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# Recommended Operating Conditions

Min	Max	Units
2	6	V
0	$V_{CC}$	V
-40	+85	°C
	1000	ns
	500	ns
	400	ns
	Min 2 0 -40	Min         Max           2         6           0         V <sub>CC</sub> -40         +85           1000         500           400         400

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	Vcc	T <sub>A</sub> =	25°C	$T_A{=}{-}40$ to $85^\circ C$	$T_A = -55$ to $125^{\circ}C$	Unite
Gymbol	i diameter	Conditions	•00	Тур		Guaranteed L	imits	onita
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IL}$						
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IL}$						
		I <sub>OUT</sub>   ≤ 4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
		I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH}$						
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$						
		I <sub>OUT</sub>   ≤ 4.0 mA	4.5V	0.2	0.26	0.33	0.4	V
		I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	Current							
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$						

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub>=5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

March 1998

FAIRCHILD

SEMICONDUCTOR IM

# DM74LS221 Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs

### **General Description**

The DM74LS221 is a dual monostable multivibrator with Schmitt-trigger input. Each device has three inputs permitting the choice of either leading-edge or trailing-edge triggering. Pin (A) is an active-low trigger transition input and pin (B) is an active-high transition Schmitt-trigger input that allows jitter free triggering for inputs with transition rates as slow as 1 volt/second. This provides the input with excellent noise immunity. Additionally an internal latching circuit at the input stage also provides a high immunity to V<sub>CC</sub> noise. The clear (CLR) input can terminate the output pulse at a predetermined time independent of the timing components. This (CLR) input also serves as a trigger input when it is pulsed with a low level pulse transition (). To obtain the best and trouble free operation from this device please read operating rules as well as the NSC one-shot application notes carefully and observe recommendations.

### Features

- A dual, highly stable one-shot
- Compensated for V<sub>CC</sub> and temperature variations

### **Connection Diagram**



- Pin-out identical to 'LS123 (Note 1)
- Output pulse width range from 30 ns to 70 seconds
  Hysteresis provided at (B) input for added noise
- immunityDirect reset terminates output pulse
- Triggerable from CLEAR input
- DTL, TTL compatible
- Input clamp diodes

### **Functional Description**

The basic output pulse width is determined by selection of an external resistor (R<sub>x</sub>) and capacitor (C<sub>x</sub>). Once triggered, the basic pulse width is independent of further input transitions and is a function of the timing components, or it may be reduced or terminated by use of the active low CLEAR input. Stable output pulse width ranging from 30 ns to 70 seconds is readily obtainable.

Note 1: The pin-out is identical to 'LS123 but, functionally it is not; refer to Operating Rules #10 in this datasheet.

### Function Table

	Inputs	Outputs		
CLEAR	A	В	Q	Q
L	Х	Х	L	Н
х	н	X	L	н
х	X	L	L	н
н	L	↑	л	Υ
н	$\downarrow$	н	л	Υ
↑ (Note 2)	L	н	л	Υ

H = High Logic Level

- L = Low Logic Level X = Can Be Either Low or High
- C = Can be Either Low or Hig = Positive Going Transition
- ↓ = Negative Going Transition

\_r∟ = A Positive Pulse

Note 2: This mode of triggering requires first the B input be set from a low to high level while the CLEAR input is maintained at logic low level. Then with the B input at logic high level, the CLEAR input whose positive transition from low to high will trigger an output pulse.



© 1998 Fairchild Semiconductor Corporation DS006409

### **Operating Rules**

- 1. An external resistor ( $R_x$ ) and an external capacitor ( $C_x$ ) are required for proper operation. The value of  $C_x$  may vary from 0 to approximately 1000  $\mu$ F. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitor may be used. For large time constants use tantalum or special aluminum capacitors. If timing capacitar has leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- 2. When an electrolytic capacitor is used for  $C_X$  a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current. This switching diode is not needed for the 'LS221 one-shot and should not be used.

Furthermore, if a polarized timing capacitor is used on the 'LS221, the positive side of the capacitor should be connected to the " $C_{EXT}$ " pin (*Figure 1*).

3. For C\_x >> 1000 pF, the output pulse width (T\_w) is defined as follows:

 $T_W = KR_X C_X$ 

where 
$$[R_X \text{ is in } k\Omega]$$

[T<sub>w</sub> is in ns]

- The multiplicative factor K is plotted as a function of C<sub>x</sub> for design considerations: (See *Figure 2*).
- 5. For  $C_X$  < 1000 pF see *Figure 3* for  $T_W$  vs  $C_X$  family curves with  $R_X$  as a parameter.
- 6. To obtain variable pulse widths by remote trimming, the following circuit is recommended: (See Figure 4).
- 7. Output pulse width versus  $V_{CC}$  and temperatures: *Figure 5* depicts the relationship between pulse width variation versus  $V_{CC}$ . *Figure 6* depicts pulse width variation versus temperatures.
- 8. Duty cycle is defined as  $T_W/T \times 100$  in percentage, if it goes above 50% the output pulse width will become shorter. If the duty cycle varies between low and high values, this causes output pulse width to vary, or jitter (a function of the  $R_{EXT}$  only). To reduce jitter,  $R_{EXT}$ should be as large as possible, for example, with  $R_{EXT} = 100k$  jitter is not appreciable until the duty cycle approaches 90%.
- 9. Under any operating condition  $C_x$  and  $R_x$  must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce I-R and Ldi/dt voltage developed along their connecting paths. If the lead length from  $C_x$  to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of  $C_x$  in each cycle of its operation so that the output pulse width will be accurate.
- 10. Although the 'LS221's pin-out is identical to the 'LS123 it should be remembered that they are not functionally identical. The 'LS123 is a retriggerable device such that the output is dependent upon the input transitions when its output "Q" is at the "High" state. Furthermore, it is recommended for the 'LS123

to externally ground the C<sub>EXT</sub> pin for improved system performance. However, this pin on the 'LS221 is not an internal connection to the device ground. Hence, if substitution of an 'LS221 onto an 'LS123 design layout where the C<sub>EXT</sub> pin is wired to the ground, the device will not function.

11.  $V_{CC}$  and ground wiring should conform to good high-frequency standards and practices so that switching transients on the  $V_{CC}$  and ground return leads do not cause interaction between one-shots. A 0.01 µF to 0.10 µF bypass capacitor (disk ceramic or monolithic type) from  $V_{CC}$  to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the  $V_{CC}$ -pin as space permits.







FIGURE 2.



FIGURE 3.





# NE555 SA555 - SE555

# GENERAL PURPOSE SINGLE BIPOLAR TIMERS

- LOW TURN OFF TIME
- MAXIMUM OPERATING FREQUENCY GREATER THAN 500kHz
- TIMING FROM MICROSECONDS TO HOURS
- OPERATES IN BOTH ASTABLE AND MONOSTABLE MODES
- HIGH OUTPUT CURRENT CAN SOURCE OR SINK 200mA
- ADJUSTABLE DUTY CYCLE
- TTL COMPATIBLE
- TEMPERATURE STABILITY OF 0.005% PER°C

### DESCRIPTION

The NE555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA. The NE555 is available in plastic and ceramic minidip package and in a 8-lead micropackage and in metal can package version.



#### **ORDER CODES**

Part	Temperature	Package		
Number	Range	N	D	
NE555	0°C, 70°C	•	•	
SA555	–40°C, 105°C	•	•	
SE555	–55°C, 125°C	•	•	

### PIN CONNECTIONS (top view)



### **OPERATING CONDITIONS**

Symbol	Parameter	SE555	NE555 - SA555	Unit
V <sub>CC</sub>	Supply Voltage	4.5 to 18	4.5 to 18	V
V <sub>th</sub> , V <sub>trig</sub> , V <sub>cl</sub> , V <sub>reset</sub>	Maximum Input Voltage	V <sub>CC</sub>	V <sub>CC</sub>	V

### **ELECTRICAL CHARACTERISTICS**

 $T_{amb} = +25^{\circ}C$ ,  $V_{CC} = +5V$  to +15V (unless otherwise specified)

Symbol	Parameter	SE555			NE555 - SA555			Unit
Symbol	Falameter	Min.	Тур.	Max.	Min.	Тур.	Max.	
Icc	$\begin{array}{llllllllllllllllllllllllllllllllllll$		3 10 2	5 12		3 10 2	6 15	mA
	Timing Error (monostable) ( $R_A = 2k$ to $100k\Omega$ , $C = 0.1\mu$ F) Initial Accuracy - (note 2) Drift with Temperature Drift with Supply Voltage		0.5 30 0.05	2 100 0.2		1 50 0.1	3 0.5	% ppm/°C %/V
	Timing Error (astable) ( $R_A$ , $R_B = 1k\Omega$ to $100k\Omega$ , $C = 0.1\mu$ F, $V_{CC} = +15V$ ) Initial Accuracy - (note 2) Drift with Temperature Drift with Supply Voltage		1.5 90 0.15			2.25 150 0.3		% ppm/°C %/V
V <sub>CL</sub>	Control Voltage level V <sub>CC</sub> = +15V V <sub>CC</sub> = +5V	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	V
V <sub>th</sub>	Threshold Voltage $V_{CC} = +15V$ $V_{CC} = +5V$	9.4 2.7	10 3.33	10.6 4	8.8 2.4	10 3.33	11.2 4.2	V
I <sub>th</sub>	Threshold Current - (note 3)		0.1	0.25		0.1	0.25	μA
V <sub>trig</sub>	Trigger Voltage $V_{CC} = +15V$ $V_{CC} = +5V$	4.8 1.45	5 1.67	5.2 1.9	4.5 1.1	5 1.67	5.6 2.2	V
I <sub>trig</sub>	Trigger Current (V <sub>trig</sub> = 0V)		0.5	0.9		0.5	2.0	μΑ
Vreset	Reset Voltage - (note 4)	0.4	0.7	1	0.4	0.7	1	V
I <sub>reset</sub>	Reset Current V <sub>reset</sub> = +0.4V V <sub>reset</sub> = 0V		0.1 0.4	0.4 1		0.1 0.4	0.4 1.5	mA
Vol	$\begin{array}{llllllllllllllllllllllllllllllllllll$		0.1 0.4 2 2.5 0.1 0.05	0.15 0.5 2.2 0.25 0.2		0.1 0.4 2 2.5 0.3 0.25	0.25 0.75 2.5 0.4 0.35	V
Vон	$\begin{array}{l} \mbox{High Level Output Voltage} \\ V_{CC} = +15V, & I_{O(source)} = 200mA \\ & I_{O(source)} = 100mA \\ V_{CC} = +5V, & I_{O(source)} = 100mA \end{array}$	13 3	12.5 13.3 3.3		12.75 2.75	12.5 13.3 3.3		V

Notes: 1. Supply current when output is high is typically 1mA less.
2. Tested at V<sub>CC</sub> = +5V and V<sub>CC</sub> = +15V.
3. This will determine the maximum value of R<sub>A</sub> + R<sub>B</sub> for +15V operation the max total is R = 20MΩ and for 5V operation the max total R = 3.5MΩ.

57

### FAIRCHILD

# DM74LS90/DM74LS93 **Decade and Binary Counters**

### **General Description**

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the 'LS90 and divide-by-eight for the 'LS93.

All of these counters have a gated zero reset and the LS90 also has gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade or four bit binary), the B input is connected to the  $Q_A$  output. The input

count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the 'LS90 counters by connecting the  $\mathbf{Q}_{\mathrm{D}}$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output QA.

#### Features

- Typical power dissipation 45 mW
- Count frequency 42 MHz





www.fairchildsemi.com

© 1998 Fairchild Semiconductor Corporation DS006381

Absolute Maximu	m Ratings (Note 1)
-----------------	--------------------

Supply Voltage	7V
Input Voltage (Reset)	7V
Input Voltage (A or B)	5.5V

Operating Free Air Temperature Range	
DM74LS	0°C to +70°C
Storage Temperature Range	–65°C to +150°C

# **Recommended Operating Conditions**

Symbol	Parameter			DM74LS90			
			Min	Nom	Max		
V <sub>cc</sub>	Supply Voltage		4.75	5	5.25	V	
VIH	High Level Input Voltage		2			V	
V <sub>IL</sub>	Low Level Input Voltage				0.8	V	
I <sub>он</sub>	High Level Output Current				-0.4	mA	
I <sub>OL</sub>	Low Level Output Current				8	mA	
f <sub>CLK</sub>	Clock Frequency (Note 2)	A to Q <sub>A</sub>	0		32	MHz	
		B to Q <sub>B</sub>	0		16		
f <sub>CLK</sub>	Clock Frequency (Note 3)	A to Q <sub>A</sub>	0		20	MHz	
		B to Q <sub>B</sub>	0		10		
t <sub>w</sub>	Pulse Width (Note 2)	A	15				
		В	30			ns	
		Reset	15				
t <sub>w</sub>	Pulse Width (Note 3)	A	25				
		В	50			ns	
		Reset	25				
t <sub>REL</sub>	Reset Release Time (Note 2)	•	25			ns	
t <sub>REL</sub>	Reset Release Time (Note 3)		35			ns	
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C	

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### 'LS90 Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ	Max	Units
<u></u>					(NOLE 4)		
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max		2.7	3.4		V
	Voltage	$V_{IL} = Max, V_{IH} = Min$					
V <sub>OL</sub>	Low Level Output	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max					
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min			0.35	0.5	V
		(Note 7)					
		$I_{OL}$ = 4 mA, $V_{CC}$ = Min			0.25	0.4	1
I <sub>I</sub>	Input Current @ Max	$V_{CC}$ = Max, $V_{I}$ = 7V	Reset			0.1	
	Input Voltage	V <sub>CC</sub> = Max	A			0.2	mA
		V <sub>1</sub> = 5.5V	В			0.4	1
I <sub>IH</sub>	High Level Input	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V	Reset			20	
	Current		A			40	μA
			В			80	1

		From (Input)		R <sub>L</sub> =	<b>2 k</b> Ω		
Symbol	Parameter	To (Output)	C <sub>L</sub> =	15 pF	C <sub>L</sub> =	50 pF	Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	A to Q <sub>A</sub>	32		20		MHz
	Frequency	B to Q <sub>B</sub>	16		10		
t <sub>PLH</sub>	Propagation Delay Time	A to Q <sub>A</sub>		16		20	ns
	Low to High Level Output						
t <sub>PHL</sub>	Propagation Delay Time	A to Q <sub>A</sub>		18		24	ns
	High to Low Level Output						
t <sub>PLH</sub>	Propagation Delay Time	A to Q <sub>D</sub>		70		85	ns
	Low to High Level Output						
t <sub>PHL</sub>	Propagation Delay Time	A to Q <sub>D</sub>		70		90	ns
	High to Low Level Output						
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>B</sub>		16		23	ns
	Low to High Level Output						
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>B</sub>		21		30	ns
	High to Low Level Output						
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>C</sub>		32		37	ns
	Low to High Level Output						
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>C</sub>		35		44	ns
	High to Low Level Output						
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>D</sub>		51		60	ns
	Low to High Level Output						
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>D</sub>		51		70	ns
	High to Low Level Output						
t <sub>PHL</sub>	Propagation Delay Time	SET-0 to		40		52	ns
	High to Low Level Output	Any Q					

# Function Tables LS90 BCD Count Sequence

(Note 14)										
Count		Output								
	Q <sub>D</sub>	Qc	Q <sub>B</sub>	Q <sub>A</sub>						
0	L	L	L	L						
1	L	L	L	Н						
2	L	L	Н	L						
3	L	L	Н	Н						
4	L	н	L	L						
5	L	Н	L	Н						
6	L	Н	Н	L						
7	L	Н	Н	Н						
8	н	L	L	L						
9	н	L	L	н						

### LS93 Count Sequence (Note 16)

Count		Out	tput	
	Q <sub>D</sub>	$Q_{c}$	Q <sub>B</sub>	$Q_A$
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	L	н
6	L	н	н	L
7	L	н	н	н
8	н	L	L	L
9	н	L	L	н
10	н	L	н	L
11	н	L	н	н
12	н	н	L	L
13	н	н	L	н
14	н	н	н	L
15	н	н	н	н

# LS90 Bi-Quinary (5-2)

(NOLE 15)									
Count	Output								
	Q <sub>A</sub>	QD	Q <sub>c</sub>	Q <sub>B</sub>					
0	L	L	L	L					
1	L	L	L	Н					
2	L	L	Н	L					
3	L	L	Н	Н					
4	L	Н	L	L					
5	н	L	L	L					
6	н	L	L	Н					
7	н	L	Н	L					
8	н	L	н	н					
9	н	н	L	L					

 Note 14:
 Output  $Q_A$  is connected to input B for BCD count.

 Note 15:
 Output  $Q_D$  is connected to input A for bi-quinary count.

 Note 16:
 Output  $Q_A$  is connected to input B.

 Note 17:
 H = High Level, L = Low Level, X = Don't Care.

### LS90 Reset/Count Truth Table

Reset Inputs					Out	put			
R0(1)	R0(2)	R9(1)	R9(2)	$Q_{D}$	$Q_{c}$	$Q_B$	$\mathbf{Q}_{\mathbf{A}}$		
н	Н	L	Х	L	L	L	L		
н	Н	Х	L	L	L	L	L		
X	Х	Н	н	н	L	L	н		
X	L	Х	L	COUNT					
L	Х	L	Х		COUNT				
L	Х	Х	L	COUNT					
x	L	L	х		COI	JNT			

### LS93 Reset/Count Truth Table

Reset		Output						
R0(1)	R0(2)	Q <sub>D</sub>	Qc	Q <sub>B</sub>	Q <sub>A</sub>			
Н	Н	L	L	L	L			
L	Х		COUNT					
Х	L		CO	UNT				



# CD74HC192, CD74HC193, CD74HCT193

Data sheet acquired from Harris Semiconductor SCHS163

September 1997

# High Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters

## Features

- Synchronous Counting and Asynchronous Loading
- Two Outputs for N-Bit Cascading
- Look-Ahead Carry for High-Speed Counting
- Fanout (Over Temperature Range)
  - Standard Outputs ..... 10 LSTTL Loads
  - Bus Driver Outputs ..... 15 LSTTL Loads
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility, V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $\textbf{I}_{I} \leq 1 \mu \textbf{A}$  at  $\textbf{V}_{\textbf{OL}},$   $\textbf{V}_{\textbf{OH}}$

### Pinout



# Description

The Harris CD74HC192, CD74HC193 and CD74HCT193 are asynchronously presettable BCD Decade and Binary Up/Down synchronous counters, respectively.

Presetting the counter to the number on the preset data inputs (P0-P3) is accomplished by a LOW asynchronous parallel load input (PL). The counter is incremented on the low-to-high transition of the Clock-Up input (and a high level on the Clock-Down input) and decremented on the low to high transition of the Clock-Down input (and a high level on the Clock-up input). A high level on the MR input overrides any other input to clear the counter to its zero state. The Terminal Count up (carry) goes low half a clock period before the zero count is reached and returns to a high level at the zero count. The Terminal Count Down (borrow) in the count down mode likewise goes low half a clock period before the maximum count (9 in the 192 and 15 in the 193) and returns to high at the maximum count. Cascading is effected by connecting the carry and borrow outputs of a less significant counter to the Clock-Up and CLock-Down inputs, respectively, of the next most significant counter.

If a decade counter is present to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

# **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
CD74HC192E	-55 to 125	16 Ld PDIP	E16.3
CD74HC193E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT193E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT193M	-55 to 125	16 Ld SOIC	M16.15

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer or die for this part number is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

# Functional Diagram



#### **TRUTH TABLE**

CLOCK UP	CLOCK DOWN	RESET	PARALLEL LOAD	FUNCTION
↑	Н	L	Н	Count Up
Н	Ŷ	L	Н	Count Down
Х	Х	Н	Х	Reset
Х	Х	L	L	Load Preset Inputs

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Don't Care,  $\uparrow$  = Transition from Low to High Level

August 1986 Revised March 2000 DM74LS194A 4-Bit Bidirectional Universal Shift Register

# FAIRCHILD

SEMICONDUCTOR

# DM74LS194A 4-Bit Bidirectional Universal Shift Register

### **General Description**

This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Parallel (broadside) load

Shift right (in the direction  $Q_A$  toward  $Q_D$ )

Shift left (in the direction Q<sub>D</sub> toward Q<sub>A</sub>)

Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S0 and S1, HIGH. The data is loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is HIGH and S1 is LOW. Serial data for this mode is entered at the shift-right data input. When S0 is LOW and S1 is HIGH, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are LOW.

### **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS194AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS194AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

**Features** 

Parallel inputs and outputs

Synchronous parallel load

Positive edge-triggered clocking

Four operating modes:

Right shift

Do nothing

Direct overriding clear

Left shift

### **Connection Diagram**



# DM74LS194A

### **Function Table**

	Inputs									Out	puts		
Clear	Mode		Cleak	Se	erial	Parallel		0.	0-	٥.	0-		
Clear	S1	S0	CIUCK	Left	Right	Α	В	С	D	<sup>Q</sup> A ∫	«Β	۳C	۹D
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
Н	Х	Х	L	х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
Н	н	н	$\uparrow$	х	Х	а	b	с	d	а	b	С	d
Н	L	н	$\uparrow$	х	н	х	Х	Х	Х	н	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
Н	L	н	$\uparrow$	х	L	х	Х	Х	Х	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
Н	н	L	$\uparrow$	н	Х	х	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	н
Н	н	L	$\uparrow$	L	Х	Х	Х	Х	Х	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
н	L	L	Х	Х	Х	Х	Х	Х	Х	Q <sub>A0</sub>	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$

$$\begin{split} H &= HIGH \, Level \, (steady \, state) \\ L &= LOW \, Level \, (steady \, state) \\ X &= Don't \, Care \, (any \, input, including \, transitions) \\ \uparrow &= Transition \, from \, LOW-to-HIGH \, level \\ a, b, c, d &= The \, level \, of \, steady \, state \, input \, at \, input \, A, B, C \, or \, D, \, respectively. \\ Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} &= The \, level \, of \, Q_A, Q_B, Q_C, \, or \, Q_D, \, respectively, \, before the indicated \, steady \, state \, input \, conditions \, were \, established. \\ Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} &= The \, level \, of \, Q_A, Q_B, Q_C, \, respectively, \, before the most-recent <math display="inline">\uparrow \, transition \, of \, the \, clock. \end{split}$$



IND: H-10/15/20/25

Advanced Micro

Devices

# PALCE22V10 Family

24-Pin EE CMOS Versatile PAL Device

### **DISTINCTIVE CHARACTERISTICS**

- As fast as 5-ns propagation delay and 142.8 MHz f<sub>MAX</sub> (external)
- Low-power EE CMOS
- 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs
- Varied product term distribution allows up to 16 product terms per output for complex functions
- Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)

### **GENERAL DESCRIPTION**

The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

The product terms are connected to the fixed OR array with a varied distribution from 8 to16 across the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial, and active  Global asynchronous reset and synchronous preset for initialization

- Power-up reset for initialization and register preload for testability
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP, 24-pin SOIC, 24-pin Flatpack and 28-pin PLCC and LCC packages save space
- 5-ns and 7.5-ns versions utilize split leadframes for improved performance

high or active low. The output configuration is determined by two bits controlling two multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE22V10 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar.



### **CONNECTION DIAGRAMS**

### **Top View**



\* For -5, this pin must be grounded for guaranteed data sheet performance. If not grounded, AC timing may degrade by about 10%.

### Note:

Pin 1 is marked for orientation.

## **PIN DESIGNATIONS**

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- Vcc = Supply Voltage

