

IEEE 488.2 Controller Chip —

NAT9914

Pin compatible with TI TMS9914A

Software compatible with
NEC μ PD7210 or TI TMS9914A
controller chips

Low power consumption

Meets all IEEE 488.2 requirements

Bus line monitoring

Preferred implementation of
requesting service

Will not send messages when there
are no Listeners

Performs all IEEE 488.1
interface functions

Programmable data transfer rate
(T1 delays of 350 ns, 500 ns,
1.1 μ s, and 2 μ s)

Automatic EOS and/or NL message
detection

Direct memory access (DMA)

Automatically processes IEEE 488
commands and reads
undefined commands

TTL-compatible CMOS device

Programmable clock rate up to
20 MHz

Reduces driver overhead

Does not lose a data byte if ATN
is asserted while transmitting data



BUY ONLINE!

ni.com/store

Description

The NAT9914 IEEE 488.2 controller chip can perform all the interface functions defined by that the IEEE Standard 488.1-1987, and also meets the additional requirements and recommendations of the IEEE Standard 488.2-1987. Connected between the processor and the IEEE 488 bus, the NAT9914 provides high-level management of the IEEE 488 bus, significantly increases the throughput of driver software, and simplifies both the hardware and software design. The NAT9914 performs complete IEEE 488 Talker, Listener, and Controller functions. In addition to its numerous improvements, the NAT9914 is also completely pin compatible with the TI TMS 9914A and software compatible with the NEC μ PD7210 and TI TMS9914A controller chips.

IEEE 488.2 Overview

The IEEE 488.2 standard removes the ambiguities of IEEE 488.1 by standardizing the way instruments and controllers operate. It defines data formats, status reporting, error handling, and common configuration commands to which all IEEE 488.2 instruments must respond in a precise manner. It also defines a set of controller requirements. The benefits of IEEE 488.2 for the test system developer are reduced development time and cost because systems are more compatible and reliable. The NAT9914 brings the full power of IEEE 488.2 to the design engineer along with numerous other design and performance benefits, while retaining the 40-pin and 44-pin hardware configurations of the TI TMS 9914A.

General

The NAT9914 manages the IEEE 488 bus. You program the IEEE 488 bus by writing control words into the appropriate registers. CPU-readable status registers supply operational feedback. The NAT9914 mode determines the function of these registers. On power up or reset, the NAT9914 registers resemble the TMS9914A register set with additional registers that supply extra functionality and IEEE 488.2 compatibility. In this mode, the NAT9914 is completely pin compatible with the TI TMS9914A. If you enable the 7210 mode, the registers resemble the NEC μ PD7210 register set with additional registers that supply extra functionality and IEEE 488.2 compatibility. This mode is not pin compatible with the NEC μ PD7210. Figure 3 shows the key components of the NAT9914.

IEEE 488.2 Controller Chip




Figure 1. NAT9914BPD
Pin Configuration




Figure 2. NAT9914BPL
Pin Configuration

Pin Identification

Pin Number		Mnemonic	Type	Description
PLCC	DIP			
11, 12, 13, 14, 15, 16, 17, 19	10, 11, 12, 13, 14, 15, 16, 17	D(7-0)	I/O'	Bidirectional 3-state data bus transfers commands, data, and status between the NAT9914 and the CPU. D0 is the most significant bit.
4	3	CE*	I	Chip Enable gives access to the register selected by a read or write operation, and the register selects RS(2-0).
6	5	DBIN	I'	With the Data Bus Input, you can place the contents of the register selected by RS(2-0) and CE* onto the data bus D(7-0). The polarity of DBIN is reversed for DMA operation.
5	4	WE*	I'	The Write input latches the contents of the data bus D(7-0) into the register selected by RS(2-0).
3	2	ACCGR*	I'	The Access Grant signal selects the DIR or CDOR for the current read or write cycle.
2	1	ACCRQ*	0	The Access Request output asserts to request a DMA Acknowledge cycle.
20	18	CLK	I'	The CLK input can be up to 20 MHz.
21	19	RESET*	I'	Asserting the RESET* input places the NAT9914 in an initial, idle state.
10	9	INT* (OC)	0	The Interrupt output asserts when one of the unmasked interrupt conditions is true. The NAT9914 does not drive INT* high. The INT* pin must be pulled up by an external resistor.
9, 8, 7	8, 7, 6	RS(2-0)	I'	The Register Selects determine which register to access during a read or write operation.
25	23	IFC*	I/O', (OC)	Bidirectional control line initializes the IEEE 488 interface functions.
24	22	REN*	I/O' (OC)	Bidirectional control line selects either remote or local control of devices.
31	28	ATN*	I/O'	Bidirectional control line indicates whether data on the DIO lines is an interface or device-dependent message.
32	29	SRQ*	I/O'	Bidirectional control line requests service from the controller.
34, 35, 36, 37, 38, 39, 41, 42	31, 32, 33, 34, 35, 36, 37, 38	DIO(8-1)*	I/O'	8-bit bidirectional IEEE 488 data bus
29	26	DAV*	I/O'	Handshake line indicates that the data on the DIO(8-1)* lines is valid.
27	25	NRFD*	I/O'	Handshake line indicates that the device is ready for data.
26	24	NDAC*	I/O'	Handshake line indicates the completion of a message reception.
30	27	EOI*	I/O'	Bidirectional control line indicates the last byte of a data message or executes a parallel poll.
23	21	TE	O'	Talk Enable controls the direction of the IEEE 488 data transceiver.

IEEE 488.2 Controller Chip

Pin Number		Mnemonic	Type	Description
PLCC	DIP			
43	39	TR	0 [†]	Trigger asserts when one of the trigger conditions is satisfied.
33	30	CONT*	0 [†]	Controller asserts when the NAT9914 is Controller-In-Charge.
44	40	VDD	-	Power pin - +5 V (±5%)
22	20	VSS	-	Ground pin - 0 V
1, 18, 28, 40	-	NC	-	No connect

OC= Open collector.

[†] The pin contains an internal pull-up resistor of 25 to 100 kΩ.

* Active low.

^{††} In controller applications where the CLK signal frequency is > 8 MHz, IFC* should be pulled up with a 4.7 kΩ resistor.




Figure 3. NAT9914 Block Diagram

IEEE 488.2 Controller Chip

9914 Mode Registers

In 9914 mode, the NAT9914 registers consist of all the TI TMS9914A registers and two types of additional registers – newly defined registers and paged-in registers. The NAT9914 maps the newly defined registers into the unused portion of the 9914 address space. Each paged-in register appears at offset 2 immediately after you issue an auxiliary page-in command, and it remains there until you page another register into the same space or you issue a reset. The table below lists all the registers in the 9914 register set. See the NAT9914 Reference Manual available at ni.com for more information.

9914 Register Set

Register	Page In	RS(2-0)	WE*	DBIN	CE*	ACCGR*
Interrupt Status 0	U	0 0 0	1	1	0	1
Interrupt Mask 0	U	0 0 0	0	0	0	1
Interrupt Status 1	U	0 0 1	1	1	0	1
Interrupt Mask 1	U	0 0 1	0	0	0	1
Address Status	U	0 1 0	1	1	0	1
Interrupt Mask 2 [†]	P	0 1 0	0	0	0	1
End-of-String [†]	P	0 1 0	0	0	0	1
Bus Control [†]	P	0 1 0	0	0	0	1
Accessory [†]	P	0 1 0	0	0	0	1
Bus Status	U	0 1 1	1	1	0	1
Auxiliary Command	U	0 1 1	0	0	0	1
Interrupt Status 2 [†]	P	1 0 0	1	1	0	1
Address	U	1 0 0	0	0	0	1
Serial Poll Status [†]	P	1 0 1	1	1	0	1
Serial Poll Mode	U	1 0 1	0	0	0	1
Command Pass Thru	U	1 1 0	1	1	0	1
Parallel Poll	U	1 1 0	0	0	0	1
Data-In	U	1 1 1	1	1	0	1
Data-In	U	X X X	X	0	X	0
Command/Data Out	U	1 1 1	0	0	0	1
Command/Data Out	U	X X X	0	1	X	0

The [†] symbol denotes features (such as registers and auxiliary commands) that are not available in the TMS9914A.

Notes for the PAGE-IN column:

U = Page-in auxiliary commands do not affect the register offset.

P = The register offset is valid only after a page-in auxiliary command.

7210 Mode Registers

The NAT9914 registers include all the NEC μ PD7210 registers plus two types of additional registers – extra auxiliary registers and paged-in registers. You write the extra auxiliary registers the same as standard μ PD7210 auxiliary registers. On issuing an auxiliary page-in command, the paged-in registers appear at the same offsets as existing μ PD7210 registers. At the end of the next CPU access, the chip pages out the paged-in registers. The following table lists all the registers in the 7210 mode register set. See the NAT9914 Reference Manual available at ni.com for more information.

7210 Register Set

Register	PAGE-IN	A(2-0)	WE*	DBIN	CE*	ACCGR*
Data-In	U	0 0 0	1	1	0	1
Data-In	X	X X X	X	0	X	0
Command/Data Out	U	0 0 0	0	0	0	1
Command/Data Out	X	X X X	0	1	X	0
Interrupt Status 1	U	0 0 1	1	1	0	1
Interrupt Mask 1	U	0 0 1	0	0	0	1
Interrupt Status 2	U	0 1 0	1	1	0	1
Interrupt Mask 2	U	0 1 0	0	0	0	1
Serial Poll Status	N	0 1 1	1	1	0	1
Serial Poll Mode	N	0 1 1	0	0	0	1
Version	P	0 1 1	1	1	0	1
Internal Counter 2	P	0 1 1	0	0	0	1
Address Status	U	1 0 0	1	1	0	1
Address Mode	U	1 0 0	0	0	0	1
Command Pass Through	N	1 0 1	1	1	0	1
Auxiliary Mode	U	1 0 1	0	0	0	1
Source/Acceptor Status [†]	P	1 0 1	1	1	0	1
Address 0	N	1 1 0	1	1	0	1
Address	N	1 1 0	0	0	0	1
Interrupt Status 0 [†]	P	1 1 0	1	1	0	1
Interrupt Mask 0 [†]	P	1 1 0	0	0	0	1
Address 1	N	1 1 1	1	1	0	1
End-Of-String	N	1 1 1	0	0	0	1
Bus Status [†]	P	1 1 1	1	1	0	1
Bus Control [†]	P	1 1 1	0	0	0	1

The [†] symbol denotes features (such as registers and auxiliary commands) that are not available in the TMS9914A.

Notes for the PAGE-IN column:

U = The page-in auxiliary command does not affect the register.

N = The register offset is always valid except for immediately after a page-in auxiliary command.

P = The register is valid only immediately after a page-in auxiliary command.

IEEE 488.2 Controller Chip

Preliminary DC Characteristics

T_A 0 to 70 °C; $V_{CC} = 5 V \pm 5\%$

Parameter	Symbol	Limits		Unit	Test Condition
		Min	Max		
Voltage input low	V_{IL}	-0.5	+0.8	V	-
Voltage input high	V_{IH}	+2.0	V_{CC}	V	-
Voltage output low	V_{OL}	0	0.4	V	-
Voltage output high	V_{OH}	+2.4	V_{CC}	V	-
Input/output Leakage current	-	-10	+10	μA	without internal pull-up
Input/output Leakage current	-	-200	+200	μA	with internal pull-up
Supply current	-	-	45	mA	-
Output current low	-	-	-	-	-
All pins except ACCRQ	I_{OL}	2	-	mA	0.4 V @ I_{OL}
ACCRQ	I_{OL}	4	-	mA	0.4 V @ I_{OL}
Input current low	I_{IL}	-	-0.5	mA	-
Supply voltage	V_{DD}	4.75	5.25	V	-

Capacitance

T_A 0 to 70 °C; $V_{CC} = 5 V \pm 5\%$

Parameter	Symbol	Limits		Unit	Test Condition
		Min	Max		
Input capacitance	C_{IN}	-	10	pF	-
Output capacitance	C_{OUT}	-	10	pF	-
I/O capacitance	$C_{I/O}$	-	10	pF	-

Timing Waveforms




Figure 4. CPU Read




Figure 5. DMA Read

Absolute Maximum Ratings

Property	Range
Supply voltage, V_{DD}	-0.5 to +7.0 V
Input voltage, V_I	-0.5 to $V_{DD} + 0.5 V$
Operating temperature, T_{OPR}	0 to +70° C
Storage temperature, T_{STG}	-40 to +125° C

Comment: Exposing the device to stresses above those listed could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC Characteristics

T_A 0 to 70 °C; $V_{CC} = 5 V \pm 5\%$

Parameter	Symbol	Limits		Unit	Test Condition
		Min	Max		
Address hold from \overline{CE} , \overline{WE} , and DBIN	t_{AH}	0	-	ns	-
Address setup to \overline{CE} , \overline{WE} , and DBIN	t_{AS}	0	-	ns	-
Data float from \overline{CE} or DBIN	t_{DF}	-	20	ns	-
Data delay from DBIN \downarrow	t_{DR}	-	75	ns	ACCGR=0
ACCRQ unassertion	t_{DU}	-	20	ns	-
Data delay from $\overline{CE}\downarrow$	t_{RD}	-	80	ns	ACCGR=1
\overline{CE} recovery width	t_{RR}	80	-	ns	-
\overline{CE} pulse width	t_{RW}	80	-	ns	-
Data hold from $\overline{WE}\uparrow$	t_{WH}	0	-	ns	-
Data setup to $\overline{WE}\uparrow$	t_{WS}	60	-	ns	-

Notes:

- t_{AS} is the setup time to $\overline{CE}\downarrow$ or $\overline{WE}\downarrow$ whichever is later.
- t_{AH} is the hold time from $\overline{WE}\uparrow$ or $\overline{CE}\uparrow$ whichever is earlier.




Figure 6. CPU Write




Figure 7. DMA Write

IEEE 488.2 Controller Chip

Source Handshake

Parameter	Symbol	Limits (ns)		Test Condition
		Min	Max	
$\overline{\text{NDAC}}\uparrow$ to $\overline{\text{DAV}}\uparrow$	t_{ND}	-	40	-
$\overline{\text{NDAC}}\uparrow$ to $\overline{\text{INT}}\downarrow$ or $\overline{\text{ACCRQ}}\downarrow$	t_{NI}	-	40	INT(DOIE Bit=1) ACCGR (DMAO Bit=1)
$\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$	t_{WD}	2000	2180	2 μs T1, 5MHz
$\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$	t_{WD}	1200	1380	1.1 μs T1, 5MHz
$\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$	t_{WD}	600	780	500 ns T1, 5MHz
$\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$	t_{WD}	400	580	350 ns T1, 5MHz




Figure 8. Source Handshake Timing

Acceptor Handshake

Parameter	Symbol	Limits (ns)		Test Condition
		Min	Max	
$\overline{\text{DAV}}\downarrow$ to $\overline{\text{NDAC}}\uparrow$	t_{DD}		35+3T	
$\overline{\text{DAV}}\uparrow$ to $\overline{\text{NDAC}}\downarrow$	t_{DF}		25	
$\overline{\text{DAV}}\downarrow$ to $\overline{\text{INT}}\downarrow$ or $\overline{\text{ACCRQ}}\downarrow$	t_{DI}		50+2T	INT(DIIE Bit=1), ACCGR (DMAI Bit=1)
$\overline{\text{DAV}}\downarrow$ to $\overline{\text{NRFD}}\downarrow$	t_{DR}		20	
$\overline{\text{DBIN}}\uparrow$ to $\overline{\text{NRFD}}\uparrow$	t_{NR}		35	Read of DIR, not in Holdoff state

Note: T = one clock period




Figure 9. Acceptor Handshake Timing

Response to ATN

Parameter	Symbol	Limits (ns)		Test Condition
		Min	Max	
$\overline{\text{ATN}}\uparrow$ to $\overline{\text{NRFD}}\downarrow$	t_{AF}		35	Acceptor handshake holdoff
$\overline{\text{ATN}}\downarrow$ to $\overline{\text{NDAC}}\downarrow$	t_{AN}		35	AIDS \rightarrow ANRS
$\overline{\text{ATN}}\downarrow$ to $\overline{\text{TE}}\downarrow$	t_{AT}		30	TACS \rightarrow TADS




Figure 10. ATN Response Timing

Parallel Poll

Parameter	Symbol	Limits (ns)		Test Condition
		Min	Max	
$\overline{\text{EOI}}\downarrow$ to $\overline{\text{DIO}}\downarrow$ valid	t_{ED}		90	PPSS \rightarrow PPAS
$\overline{\text{EOI}}\downarrow$ to $\overline{\text{TE}}\uparrow$	t_{ET}		30	PPSS \rightarrow PPAS
$\overline{\text{EOI}}\uparrow$ to $\overline{\text{TE}}\downarrow$	t_{TE}		30	PPAS \rightarrow PPSS




Figure 11. Parallel Poll Response Timing

IEEE 488.2 Controller Chip




Figure 12. Typical CPU Systems with NAT9914

IEEE 488.2 Controller Chip




Figure 13. Mechanical Data 40-Pin Plastic DIP




Figure 14. Mechanical Data 44-Pin PLCC

IEEE 488.2 Controller Chip

Ordering Information

NAT9914BPD

NAT9914BPL

Part Number Legend

a	b	c	d	e
NAT	9914	B	P	D

- a. Family name – NAT = 8-bit GPIB
Talker/Listener/Controller interface
- b. Device number – 9914 = TI TMS9914A
pin-compatible part
- c. Revision
- d. Package material – P = plastic
- e. Package type – D = Dual Inline Package (DIP)
L = Plastic Leaded Chip Carrier (PLCC)

NAT9914 Programmer Reference Manual.....visit ni.com

You can fax questions to our Applications Engineers anytime at (800) 328-2203 or (512) 683-5678. Or, you can call from 8:00 a.m. to 6:00 p.m. (central time) at (512) 795-8248. Internationally, contact your local office. National Instruments sponsors a wide variety of group activities, such as user group meetings at trade shows and at large industrial sites. Our users also receive our quarterly *Instrumentation Newsletter*™ and *AutomationView*™ newsletter to get the latest information on new products, product updates, application tips, and current events. In addition, sign up for *NI News*, our electronic news service at ni.com/news

Warranty

All National Instruments data acquisition, computer-based instrument, VXIbus, and MXI™bus products are covered by a one-year warranty. GPIB hardware products are covered by a two-year warranty from the date of shipment. The warranty covers board failures, components, cables, connectors, and switches, but does not cover faults caused by misuse. The owner may return a failed assembly to National Instruments for repair during the warranty period. Extended warranties are available at an additional charge.

Information furnished by National Instruments is believed to be accurate and reliable. National Instruments reserves the right to change product specifications without notice.

Seminars/Training

Free and fee-paid seminars are presented several times a year in cities around the world. Comprehensive, fee-paid training courses are available at National Instruments offices or at customer sites. Call for training schedules.

Technical Support

National Instruments strives to provide you with quality technical assistance worldwide. We currently offer electronic technical support along with our technical support centers staffed by Applications Engineers.

Access information from our Web site at ni.com. Our FTP site is dedicated to 24-hour support, with a collection of files and documents to answer your questions. Log on to our Internet host at ftp.ni.com



340497C-01

ni.com/gpib (512) 794-0100

U.S. Corporate Headquarters • Fax: (512) 683-9300 • info@ni.com

Branch Offices: Australia 03 9879 5166 • Austria 0662 45 79 90 0 • Belgium 02 757 00 20 • Brazil 55 000 811 947 8791 • Canada 905 785 0085
China 0755 3904939 • Denmark 45 76 26 00 • Finland 09 725 725 11 • France 01 48 14 24 24 • Germany 089 741 31 30 • Greece 30 1 42 96 427
Hong Kong 2645 3186 • India 91805275406 • Israel 03 6120092 • Italy 02 413091 • Japan 03 5472 2970 • Korea 02 596 7456 • Mexico 001 800 010 0793
Netherlands 0348 433466 • New Zealand 09 914 0488 • Norway 32 27 73 00 • Poland 0 22 528 94 06 • Portugal 351 1 726 9011 • Singapore 2265886
Spain 91 640 0085 • Sweden 08 587 895 00 • Switzerland 056 200 51 51 • Taiwan 02 2528 7227 • U.K. 01635 523545 • Venezuela 800 1 4466