# LH0032 Ultra Fast FET-Input Operational Amplifier


## **General Description**

The LH0032 is a high slew rate, high input impedance differential operational amplifier suitable for diverse applications in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region.

The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D to A converters, buffers in data acquisition systems and sample and hold circuits. Additional applications include high speed integrators and video amplifiers. The LH0032 is guaranteed for operation over the temperature range -55°C to +125°C, the LH0032C is guaranteed for -25°C to +85°C.

#### **Features**

- 500 V/µs slew rate
- 70 MHz bandwidth
- 1012Ω input impedance
- As low as 2 mV max input offset voltage
- FET input
- Peak output current to 100 mA



## Absolute Maximum Ratings (Note 9)

Supply Voltage, VS ± 18V Input Voltage, VIN ± Vs Differential Input Voltage ±30V or ±2Vs

Power Dissipation, PD Steady State Output Current

± 100 mA -65°C to +150°C Storage Temperature Range 300°C

Lead Temp. (Soldering, 10 seconds)

## **Operating Ratings**

Temperature Range, T<sub>A</sub> LH0032G LH0032CG

-55°C to +125°C -25°C to +85°C

Junction Temperature, TJ LH0032G

+ 175°C

Thermal Resistance (Note 8)

100°C/W θ<sub>JA</sub> G Package θ<sub>JC</sub> G Package 70°C/W

# DC Electrical Characteristics $V_S = \pm 15 V$ , $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted (Note 2) ( $T_A = T_J$ )

(Note 10)

Symbol	Parameter	Test Conditions		LH0032			1	LH00320	•	Units
				Min	Тур	Max	Min	Тур	Max	Units
Vos	Input Offset Voltage		T <sub>A</sub> = T <sub>J</sub> = 25°C (Note 3)		2	5 10		2	15 20	mV
ΔV <sub>OS</sub> / ΔΤ	Average Offset Voltage Drift		(Note 4)		15	50		15	50	μV/°
los	Input Offset Current	V <sub>IN</sub> = 0	T <sub>J</sub> = 25°C (Note 3) T <sub>A</sub> = 25°C (Note 5)			25 250 25			50 500 5	pA pA nA
l <sub>B</sub>	Input Bias Current		T <sub>J</sub> = 25°C (Note 3) T <sub>A</sub> = 25°C (Note 5)			100 1 50			500 5 15	pA nA nA
*VINCM	Input Voltage Range			±10	±12		±10	±12		٧
CMRR	Common Mode Rejection Ratio	$\Delta V_{IN} = \pm 10V$		50	60		50	60		dB
Avol	Open-Loop Voltage Gain	$V_O = \pm 10V$ , f = 1  kHz $R_L = 1 \text{ k}\Omega$ (Note 6)	T <sub>J</sub> =25°C	60	70		60	70		d₿
				57			57			
v <sub>o</sub>	Output Voltage Swing	$R_L = 1 k\Omega$		±10	± 13.5		±10	±13		٧
ls	Power Supply Current	T <sub>A</sub> = 25°C, I <sub>O</sub> = 0 (Note 5)			18	20		20	22	m/
PSRR	Power Supply Rejection Ratio	ΔV <sub>S</sub> =10V (±5 to ±15V)		50	60		50	60		dB

<sup>\*</sup>Guaranteed by CMRR test condition.

#### AC Electrical Characteristics V<sub>S</sub> = ±15V, R<sub>I</sub> = 1kΩ, T<sub>J</sub> = 25°C (Note 7)

Symbol	Parameter	Con	Min	Тур	Max	Units	
SR	Slew Rate	A <sub>V</sub> == +1		350	500		V/µs
t <sub>s</sub>	Settling Time to 1% of Final Value	A <sub>V</sub> = -1,	$\Delta V_{IN} = 20V$		100		ns
t <sub>s</sub>	Settling Time to 0.1% of Final Value	] ^v - ',	AVIN 201		300		ns
t <sub>R</sub>	Small Signal Rise Time	$A_{V} = +1, \Delta V_{IN} = 1V$			8	20	
tn	Small Signal Delay Time				10	25	

Note 1: In order to limit maximum junction temperature to +175°C, it may be necessary to operate with VS < ±15V when T<sub>A</sub> or T<sub>C</sub> exceeds specific values depending on the P<sub>D</sub> within the device package. Total P<sub>D</sub> is the sum of quiescent and load-related dissipation. See applications notes AN-277, "Applications of Wide-Band Buffer Amplifiers" and AN-253, "High-Speed Operational-Amplifier Applications" for a discussion of load-related power dissipation.

Note 2: LH0032G is 100% production tested as specified at 25°C, 125°C, and -55°C. LH0032CG is 100% production tested at 25°C only. Specifications at temperature extremes are verified by sample testing, but these limits are not used to calculate outgoing quality level.

Note 3: Specification is at 25°C junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at T<sub>J</sub> = 25 C. When supply voltages are ± 15V, no-load operating junction temperature may rise 40–60°C above ambient, and more under load conditions. Accordingly, V<sub>OS</sub> may change one to several mV, and I<sub>B</sub> and I<sub>OS</sub> will change significantly during warm-up. Refer to I<sub>B</sub> and I<sub>OS</sub> vs. temperature graph for expected

Note 4: LH0032G is 100% production tested for this parameter. LH0032CG is sample tested only. Limits are not used to calculate outgoing quality levels. ΔV<sub>OS</sub>/ΔT is the average value calculated from measurements at 25°C and T<sub>MAX</sub>.

Note 5: Measured in still air 7 minutes after application of power. Guaranteed thru correlated automatic pulse testing.

Note 6: Guaranteed thru correlated automatic pulse testing at T<sub>J</sub> = 25°C.

Note 7: Not 100% production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.


Note 8: For operating at elevated temperatures, the device must be derated based on the thermal resistance  $\theta_{\rm JA}$  and T<sub>J</sub> max. T<sub>J</sub> = T<sub>A</sub> + P<sub>D</sub> $\theta_{\rm JA}$ .

Note 9: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 10: The maximum power dissipation is a function of maximum junction temperature  $T_J$  max, total thermal resistance  $\theta_{JA}$ , and ambient temperature  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_J \max_J - T_A)/\theta_{JA}$ .


Note 11: See RETS0032X for LH0032G military specifications.

## **Connection Diagram**




TL/K/5265-23


Order Number LH0032G, LH0032G/883 or LH0032CG See NS Package Number G12B



# **Auxiliary Circuits**




#### **Output Short Circuit Protection**




TL/K/5265-16

# **Typical Applications**






10X Buffer Amplifier




TL/K/5265-18

### 100X Buffer Amplifier




TL/K/5265-19


#### Non-Compensated Unity Gain Inverter



## Typical Applications (Continued)

High Speed Sample and Hold





## **Applications Information**

#### **POWER SUPPLY DECOUPLING**

The LH0032/LH0032A, like most high speed circuits, is sensitive to layout and stray capacitance. Power supplies should be by passed as near to pins 10 and 12 as practicable with low inductance capacitors such as 0.01  $\,\mu\text{F}$  disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

#### INPUT CURRENT

Because the input devices are FETs, the input bias current may be expected to double for each 11°C junction temperature rise. This characteristic is plotted in the typical performance characteristics graphs. The device will self-heat due to internal power dissipation after application of power thus raising the FET junction temperature  $40-60^{\circ}\text{C}$  above free-air ambient temperature when supplies are  $\pm\,15\text{V}$ . The de-

#### **Applications Information (Continued)**

vice temperature will stabilize within 5-10 minutes after application of power, and the input bias currents measured at that time will be indicative of normal operating currents. An additional rise would occur as power is delivered to a load due to additional internal power dissipation.

There is an additional effect on input bias current as the input voltage is changed. The effect, common to all FETs, is an avalanche-like increase in gate current as the FET gate-to-drain voltage is increased above a critical value depending on FET geometry and doping levels. This effect will be noted as the input voltage of the LH0032 is taken below ground potential when the supplies are  $\pm\,15\text{V}$ . All of the effects described here may be minimized by operating the device with  $V_S\!\leq\!\pm\,15\text{V}$ .

These effects are indicated in the typical performance curves.

#### INPUT CAPACITANCE

The input capacitance to the LH0032/LH0032C is typically 5pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

#### **HEAT SINKING**

While the LH0032/LH0032A is specified for operation without any explicit heat sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small heat sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.


For additional applications information request Application Note AN-253.

#### Compensating the LH0032

With the LH0032, two compensation schemes may be used, depending on the designer's specific needs.

The first technique is shown in Figure 14. It offers the best 0.1% settling time for a  $\pm$ 10V square wave input. The compensation capacitors C<sub>C</sub> and C<sub>A</sub> should be selected from Figure 15 for various closed-loop gains. Figure 16 shows how the LH0032 frequency response is modified for different value compensation capacitors.

Although this approach offers the shortest settling time, the falling edge exhibits overshoot up to 30% lasting 200 to 300 ns. *Figure 17* shows the typical pulse response.



TL/K/5265-27

FIGURE 14. LH0032 Frequency Compensation Circuit






FIGURE 15. Recommended Value of Compensation Capacitor vs. Closed-Loop Gain for Optimum Settling Time

## **Applications Information (Continued)**



TL/K/5265-29

FIGURE 16. The Effect of Various Compensation Capacitors on LH0032 Open Loop Frequency Response




TL/K/5265-30

FIGURE 17. LH0032 Unity Gain Non-Inverting
Large Signal Pulse Response:
TA = 25°C, CC = 10 pF, CA = 100 pF

If obtaining minimum ringing at the falling edge is the primary objective, a slight modification to the above is recommended. It is based on the same circuit as that of Figure 14.


The values of the unity gain compensation capacitors CC and CA should be modified to 5 pF and 1000 pF, respectively. Figure 18 shows the suitable capacitance to use for various closed-loop gains. The resulting unity gain pulse response waveform is shown in Figure 19. The settling time to 1% final value is actually superior to the first method of compensation. However, the LH0032 suffers slow settling thereafter to 0.1% accuracy at the falling edge, and nearly four times as much at the rising edge, compared to the previous scheme. Note, however, that the falling edge ringing is considerably reduced. Furthermore, the slew rate is consistently superior using this compensation because of the smaller value of Miller capacitance C<sub>C</sub> required. Typical improvement is as much as 50%. A more detailed discussion of this effect is provided in the Slew Response section of this Application Note.

The second compensation scheme works well with both inverting or non-inverting modes. Figure 20 shows the circuit



TL/K/5265-31

FIGURE 18. Recommended Value of Compensation Capacitor vs. Closed-Loop Gain for Optimum Siew Rate



TL/K/5265-32

FIGURE 19. LH0032 Unity Gain Non-Inverting

Large Signal Pulse Response:

C<sub>C</sub> = 5 pF, C<sub>A</sub> = 1000 pF

schematic, in which a 270 $\Omega$  resistor and a 0.01  $\mu$ F capacitor are shunted across the inputs of the device. This lag compensation introduces a zero in the loop modifying the response such that adequate phase margin is preserved at unity gain crossover frequency. Note that the circuit requires no additional compensation.




FIGURE 20. LH0032 Non-Compensated Unity Gain Compensation