Preliminary Edition

- VDD=VDDQ=1.5V ± 0.075V (JEDEC Standard Power Supply)
- 8 internal banks (BA0 BA2)
- Differential clock inputs (CK, \overline{CK})
- Programmable CAS Latency: 5, 6, 7, 8, 9
- Programmable Additive Latency: 0, CL-1, CL-2
- Burst Length: 4, 8
- Programmable Sequential / Interleave Burst Type
- 8 bit prefetch architecture
- Output Driver Impedance Control
- Write Leveling
- OCD Calibration
- Dynamic ODT (Rtt_Nom & Rtt_WR)
- Auto Self-Refresh
- Self-Refresh Temperature
- Partial Array Self-Refresh
- Packages: 78 balls wBGA for x4 / x8 96 balls wBGA for x16
- RoHS Compliance

Ordering Informatoin

Description

The 1Gb Double-Data-Rate-3 (DDR3) DRAMs is a highspeed CMOS. Double Data Rate 3 SDRAM containing 1,073,741,824 bits. It is internally configured as a 8 bank DRAM.

The 1Gb chip is organized as either 32Mbit x 4 I/O x 8 bank,

16Mbit x 8 I/O x 8 bank or 8Mbit x 16 I/O x 8 bank device. These synchronous devices achieve high speed double-data transfer rates of up to 1333 Mb/sec/pin for general applications.

These devices operate with a single 1.5V+/-0.075V power supply and are available in wBGA packages.

Preliminary Edition

Pin Configuration - 78 balls 0.8mm x 0.8mm Pitch wBGA Package (x4)

<Top View > See the balls through the package

Preliminary Edition

Pin Configuration - 78 balls 0.8mm x 0.8mm Pitch wBGA Package (x8)

<Top View >

See the balls through the package

Preliminary Edition

Pin Configuration - 96 balls 0.8mm x 0.8mm Pitch wBGA Package (x16)

<Top View >

See the balls through the package

Preliminary Edition

Input/Output Functional Description

NANUZ

Preliminary Edition

Input/Output Functional Description

DDR3 SDRAM Addressing

Note:

Page size is the number of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered. Page size is per bank, calculated as follows:

Page size = 2 COLBITS * ORG / 8

COLBITS = the number of column address bits ORT = the number of I/O (DQ) bits

Preliminary Edition

Simplified State Diagram

State Diagram Command Definitions

Preliminary Edition

Basic Functionality

The DDR3 SDRAM is a high-speed dynamic random access memory internally configured as an eight-bank DRAM. The DDR3 SDRAM uses a 8n prefetch architecture to achieve high speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of fourin a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A13 select the row). The address bit registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BC8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information convering device reset and initialization, register definition, command descriptions and device operation.

Preliminary Edition

DRAM Initialization and RESET

Power-up Initialization sequence

The Following sequence is required for POWER UP and Initialization

- 1. Apply power (RESET is recommanded to be maintained below 0.2 x VDD, all other inputs may be undefined). RESET needs to be maintained for minimum 200us with stable power. CKE is pulled "Low" anytime before RESET being deasserted (min. time 10ns). The power voltage ramp time between 300mV to VDDmin must be no greater than 200ms; and during the ramp, VDD>VDDQ and (VDD-VDDQ)<0.3 Volts.
	- VDD and VDDQ are driven from a single power converter output, AND
	- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95V max once power ramp is finished, AND
	- Vref tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.

- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.

- 2. After RESET is de-asserted, wait for another 500us until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clock (CK, \overline{CK}) need to be started and stablized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be meet. Also a NOP or Deselect command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
- 4. The DDR3 DRAM will keep its on-die termination in high impedance state as long as RESET is asserted. Further, the DRAM keeps its on-die termination in high impedance state after RESET deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_NOM is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
- 5. After CKE being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. [tXPR=max(tXS, 5tCK)]
- 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1)
- 8. Issue MRS command to load MR1 with all application setings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 and BA2)
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-BA2)
- 10. Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both tDLLK and tZQinit completed.
- 12. The DDR3 SDRAM is now ready for normal operation.

Preliminary Edition

DDR3 Reset Procedure at Power Stable Condition

The following sequence is required for RESET at no power interruption initialization.

1. Asserted RESET below 0.2*VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100ns. CKE is pulled "Low" before RESET being de-asserted (min. time 10ns).

- 2. Follow Power-up Initialization Sequence step 2 to 11.
- 3. The Reset sequence is now completed, DDR3 SDRAM is ready for normal operation.

Preliminary Edition

Register Definition

Programming the Mode Registers

For application flexibility, various functions, features, and modes are programmable in four Mode Registers, provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e. written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by reexecuting the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown as below.

The MRS command to Non-MRS command delay, tMOD, is require for the DRAM to update the features except DLL reset, and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DES shown as the following figure.

Preliminary Edition

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.

The mode register MR0 stores data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR, and DLL control for precharge Power-Down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on \overline{CS} , RAS, CAS, WE, BA0, BA1, and BA2, while controlling the states of address pins according to the following figure.

MR0 Definition

Preliminary Edition

Burst Length, Type, and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in the MR0 Definition as above figure. The ordering of access within a burst is determined by the burst length, burst type, and the starting column address. The burst length is defined by bits A0-A1. Burst length options include fix BC4, fixed BL8, and on the fly which allow BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC.

Burst Type and Burst Order

Note:

1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-th-fly via A12/BC, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.

2. 0~7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.

3. T: Output driver for data and strobes are in high impedance.

4. V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.

5. X: Do not Care.

Preliminary Edition

CAS Latency

The CAS Latency is defined by MR0 (bit A9~A11) as shown in the MR0 Definition figure. CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); RL = AL + CL.

Test Mode

The normal operatig mode is selected by MR0 (bit7=0) and all other bits set to the desired values shown in the MR0 defination figure. Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM manufacturer and should not be used. No operations or functionality is quarenteed if A7=1.

DLL Reset

The DLL Reset bit is self-clearing, meaning it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Anytime the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used. (i.e. Read commands or ODT synchronous operations)

Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0 (A12=0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXPDLL to be met prior to the next valid command. When MR0 (A12=1), or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.

Write Recovery

The programmed WR value MR0(bits A9, A10, and A11) is used for the auto precharge feature along with tRP to determine tDAL WR (write recovery for auto-precharge)min in clock cycles is calculated by dividing tWR(ns) by tCK(ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/tCK[ns]). The WR must be programmed to be equal or larger than tWR(min).

Preliminary Edition

Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output strength, Rtt_Nom impedance, additive latency, Write leveling enable and Qoff. The Mode Register 1 is written by asserting low on CS, RAS, CAS, WE, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to the following figure.

**** If RTT_Nom is used during Writes, only the values RZQ/2, RZQ/4, RZQ/6 are allowed.

1 1

R eserved

Preliminary Edition

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initizlization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with MR1 (A0=0), the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enable upon exit of Self-Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON, or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation, expect when RTT_WR is enabled and the DLL is required for proper ODT operation. For more detailed information on DLL Disable operation in DLL-off Mode.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt_WR, MR2{A10,A9}={0,0}, to disable Dynamic ODT externally.

Output Driver Impedance Control

The output driver impedance of the DDR3 SDRAM device is selected by MR1(bit A1 and A5) as shown in MR1 defination figure.

ODT Rtt Values

DDR3 SDRAM is capable of providing two different termination values (Rtt_Nom and Rtt_WR). The nominal termination value Rtt_Nom is programmabled in MR1. A seperate value (Rtt_WR) may be programmabled in MR2 to enable a unique Rtt value when ODT is enabled during writes. The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.

Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidth in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown as the following table.

Additive Latency (AL) Settings

Write leveling

For better signal integrity, DDR3 memory module adopted fly by topology for the commands, addresses, control signals, and clocks. The fly by topology has benefits from reducing number of stubs and their length but in other aspect, causes flight time skew between clock and strobe at every DRAM on DIMM. It makes difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the controller should support 'write leveling' in DDR3 SDRAM to compensate for skew.

Output Disable

The DDR3 SDRAM outputs maybe enable/disabled by MR1 (bit12) as shown in MR1 defination. When this feature is enabled (A12=1) all output pins (DQs, DQS, DQS, etc.) are disconnected from the device removing any loading of the output drivers. This feature may be useful when measuring modules power for example. For normal operation A12 should be set to '0'.

Preliminary Edition

TDQS, TDQS

TDQS (Termination Data Strobe) is a feature of x8 DDR3 SDRAM that provides additional termination resistance outputs that may be useful in some system configurations.

TDQS is not supported in x4 and x16 configurations. When enabled via the mode register, the same termination resistance function is applied to be TDQS/TDQS pins that is applied to the DQS/DQS pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided and the TDQS pin is not used.

The TDQS function is avilable in x8 DDR3 SDRAM only and must be disabled via the mode register A11=0 in MR1 for x4 and x16 configurations.

TDQS, TDQS Function Matrix

Note:

1. If TDQS is enabled, the DM function is disabled.

2. When not used, TDQS function can be disabled to save termination power.

3. TDQS function is only available for x8 DRAM and must be disabled for x4 and x16

Preliminary Edition

Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, Rtt_WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS, RAS, CAS, WE, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.

* BA2, A5, A8, A13 are reserved for future use and must be set to 0 when programming the MR.

** The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled. During write leveling,

Dynamic ODT is not available.

Preliminary Edition

Partial Array Self-Refresh (PASR)

If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in MR2 will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5) shown in MR2. CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 DRAM does not support any half clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); WL=AL+CWL.

Auto Self-Refresh (ASR) and Self-Refresh Temperature (SRT)

DDR3 SDRAM must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the ASR function or program the SRT bit appropriately.

Dynamic ODT (Rtt_WR)

DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desireable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT settings.

Preliminary Edition

Mode Register MR3

The Mode Register MR3 controls Multi purpose registers. The Mode Register 3 is written by asserting low on CS, RAS, CAS, WE, high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.

Multi-Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a Mode Register Set (MRS) command must be issued to MR3 register with bit A2=1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2=0). Power down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

Preliminary Edition

DDR3 SDRAM Command Description and Operation

Command Truth Table

Note: (Note1-4 apply to the entire command Truth Table; Note 5 applies to all Read/Write command)

[BA=Bank Address, RA=Rank Address, CA=Column Address, BC=Burst Chop, X=Do not care, V=Valid]

1. All DDR3 SDRAM commands are defined by states of CS, RAS, CAS, WE, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device density and configuration dependent.

2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.

3. Bank Address (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.

4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".

5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS.

6. The Power Down Mode does not perform any refresh operation.

7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.

8. Self Refresh Exit is asynchronous.

9. Vref (Both VrefDQ and VrefCA) must be maintained during Self Refresh operation.

10. The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a pervious operation that is still executing, such as a burst read or write cycle.

11. The Deselect command performs the same function as No Operation command.

12. Refer to the CKE Truth Table for more detail with CKE transition.

Preliminary Edition

Note: (Note1-4 apply to the entire command Truth Table; Note 5 applies to all Read/Write command)

[BA=Bank Address, RA=Rank Address, CA=Column Address, BC=Burst Chop, X=Do not care, V=Valid]

1. All DDR3 SDRAM commands are defined by states of CS, RAS, CAS, WE, and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device density and configuration dependent.

2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.

3. Bank Address (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.

4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".

5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS.

6. The Power Down Mode does not perform any refresh operation.

7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.

8. Self Refresh Exit is asynchronous.

9. Vref (Both VrefDQ and VrefCA) must be maintained during Self Refresh operation.

10. The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a pervious operation that is still executing, such as a burst read or write cycle.

11. The Deselect command performs the same function as No Operation command.

12. Refer to the CKE Truth Table for more detail with CKE transition.

Preliminary Edition

CKE Truth Table

Note: (Note1-7 apply to the entire CKE Truth Table; CKE low is allowed only if tMRD and tMOD are satisfied)

1. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.

2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.

3. Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N), ODT is not included here.

4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

5. The state of ODT does not affect the states described in this table. The ODT function is nto available during Self-Refresh.

6. CKE must be registered with the same value on tCKEmin consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the tCKEmin clocks of registeration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $tIS + tCKE$ min + tII .

7. Deselect and NOP are defined in the Command Truth Table.

8. On Self-Refresh Exit Deselect or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands may be issued only after tXSDLL is satisfied.

9. Self-Refresh mode can only be entered from the All Banks Idle state.

10. Must be a legal command as defined in the Command Truth Table.

11. Valid commands for Power-Down Entry and Exit are NOP and Deselect only.

12. Valid commands for Self-Refresh Exit are NOP and Deselect only.

13. Self-Refresh can not be entered during Read or Write operations.

14. The Power-Down does not perform any refresh operations.

15. "X" means "Do not Care" (including floating around Vref) in Self-Refresh and Power-Down. It also applies to Address pins.

16. Vref (Both Vref_DQ and Vref_CA) must be maintained during Self-Refresh operation.

17. If all banks are closed at the conclusion of the read, write, or precharge command, then Precharge Power-Down is entered, otherwise Active Power-Down is entered.

18. "Idle State" is defined as all banks are close (tRP, tDAL, etc. satisified), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied (tXS, tXP, tXPDLL, etc).

Preliminary Edition

No Operation (NOP) Command

The No operation (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (CS low and RAS, CAS, and WE high). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

Deselect Command

The Deselect function (CS HIGH) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

Preliminary Edition

DLL-off Mode

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit set back to "0". The MR1 A0 bit for DLL control can be switched either during initialization or later.

The DLL-off Mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off Mode is specified by the parameter tCKDLL_OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK) but not the data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL-1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLL-on mode.

The timing relations on DLL-off mode READ operation have shown at the following Timing Diagram (CL=6, BL=8)

DLL-off mode READ Timing Operation

Note: The tDQSCK is used here for DQS, DQS, and DQ to have a simplified diagram; the DLL_off shift will affect both timings in the same way and the skew between all DQ, DQS, and DQS signals will still be tDQSQ.

Preliminary Edition

DLL on/off switching procedure

DDR3 DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operation until A0 bit set back to "0".

DLL "on" to DLL "off" Procedure

To switch from DLL "on" to DLL "off" requires te frequency to be changed during Self-Refresh outlined in the following procedure:

- 1. Starting from Idle state (all banks pre-charged, all timing fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL).
- 2. Set MR1 Bit A0 to "1" to disable the DLL.
- 3. Wait tMOD.
- 4. Enter Self Refresh Mode; wait until (tCKSRE) satisfied.
- 5. Change frequency, in quidance with "Input Clock Frequency Change" section.
- 6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 7. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until all tMOD timings from any MRS command are satisfied. If both ODT features were disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 8. Wait tXS, then set Mode Regsiters with appropriate values (especially an update of CL, CWL, and WR may be necessary. A ZQCL command may also be issued after tXS).
- 9. Wait for tMOD, then DRAM is ready for next command.

DLL Switch Sequence from DLL-on to DLL-off

Note:

ODT: Static LOW in case RTT_Nom and RTT_WR is enabled, otherwise static Low or High

1) Starting with Idle State, RTT in Hi-Z State.

2) Disable DLL by setting MR1 Bit A0 to 1.

- 3) Enter SR.
- 4) Change Frequency.
- 5) Clock must be stable at least tCKSRX.

6) Exit SR.

7) Update Mode registers with DLL off parameters setting.

8) Any valid command.

Preliminary Edition

DLL "off" to DLL "on" Procedure

To switch from DLL "off" to DLL "on" (with requires frequency change) during Self-Refresh:

- 1. Starting from Idle state (all banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered).
- 2. Enter Self Refresh Mode, wait until tCKSRE satisfied.
- 3. Change frequency, in guidance with "Input clock frequency change" section.
- 4. Wait until a stable is available for at least (tCKSRX) at DRAM inputs.
- 5. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH untill tDLLK timing from subsequent DLL Reset command is satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered. the ODT signal must continuously be registered LOW until tDLLK timings from subsequent DLL Reset command is satisfied. If both ODT features are disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 6. Wait tXS, then set MR1 Bit A0 to "0" to enable the DLL.
- 7. Wait tMRD, then set MR0 Bit A8 to "1" to start DLL Reset.
- 8. Wait tMRD, then set Mode registers with appropriate values (especially an update of CL, CWL, and WR may be necessary. After tMOD satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK).
- 9. Wait for tMOD, then DRAM is ready for next command (remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL!). In addition, wait also for tZQoper in case a ZQCL command was issued.

DLL Switch Sequence from DLL-off to DLL-on

Note:

ODT: Static LOW in case RTT_Nom and RTT_WR is enabled, otherwise static Low or High

- 1) Starting from Idle State.
- 2) Enter SR.
- 3) Change Frequency.
- 4) Clock must be stable at least tCKSRX.
- 5) Exit SR.
- 6) Set DLL-on by MR1 A0="0"
- 7) Start DLL Reset
- 8) Any valid command

Preliminary Edition

Input Clock frequency change

Once the DDR3 SDRAM is initialized, the DDR3 SDRAM requires the clock to be "stable" during almost all states of normal operation. This means once the clock frequency has been set and is to be in the "stable state", the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specification.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) Self-Refresh mode and (2) Precharge Power-Down mode. Outside of these two modes, it is illegal to change the clock frequency.

For the first condition, once the DDR3 SDRAM has been successfully placed in to Self-Refresh mode and tCKSRE has been satisfied, the state of the clock becomes a don't care. Once a don't care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. When entering and exiting Self-Refresh mode of the sole purpose of changing the clock frequency. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade.

The second condition is when the DDR3 SDRAM is in Precharge Power-Down mode (either fast exit mode or slow exit mode). If the RTT, Nom feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state. If the RTT_Nom feature was disabled in the mode register prior to engering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case. A minimum of tCKSRE must occur after CKE goes LOW before the clock frequency may change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM tCKSRX before precharge Power Down may be exited; after Precharge Power Down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL re-lock period, ODT must remain LOW and CKE must remain HIGH. After the DLL lock time, the DRAM is ready to operate with new clock frequency.

Change Frequency during Precharge Power-down

Preliminary Edition

Write Leveling

For better signal integrity, DDR3 memory adopted fly by topology for the commands, addresses, control signals, and clocks. The fly by topology has benifits from reducing number of stubs and their length but in other aspect, causes flight time skew between clock and strobe at every DRAM on DIMM. It makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the contorller should support "write leveling" in DDR3 SDRAM to compensate the skew.

The memory controller can use the "write leveling" feature and feedback from the DDR3 SDRAM to adjust the DQS - DQS to CK - CK relationship. The memory controller involved in the leveling must have adjustable delay setting on DQS - DQS to align the rising edge of DQS - DQS with that of the clock at the DRAM pin. DRAM asynchronously feeds back CK - CK, sampled with the rising edge of DQS - DQS, through the DQ bus. The controller repeatedly delays DQS - DQS until a transition from 0 to 1 is detected. The DQS - DQS delay established though this exercise would ensure tDQSS specification. Besides tDQSS, tDSS, and tDSH specification also needs to be fulfilled. One way to achieve this is to combine the actual tDQSS in the application with an appropriate duty cycle and jitter on the DQS- DQS signals. Depending on the actual tDQSS in the application, the actual values for tDQSL and tDQSH may have to be better than the absolute limites provided in "AC Timing Parameters" section in order to satisfy tDSS and tDSH specification. A conceptual timing of this scheme is show as below figure.

DQS/DQS driven by the controller during leveling mode must be determined by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations x4,x8, and x16. On a x16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be able for each byte lane. The upper data bits should provide the feedback of the upper diff_DQS (diff_UDQS) to clock relationship whereas the lower data bits would indicate the lower diff DQS (diff LDQS) to clock relationship.

DRAM setting for write leveling and DRAM termination function in that mode

DRAM enters into Write leveling mode if A7 in MR1 set "High" and after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set "Low". Note that in write leveling mode, only DQS/DQS terminations are activated and deactivated via ODT pin

not like normal operation.

MR setting involved in the leveling procedure

DRAM termination function in the leveling mode

Preliminary Edition

Note: In write leveling mode with its output buffer disabled (MR1[bit7]=1 with MR1[bit12]=1) all RTT_Nom settings are allowed; in Write Leveling Mode with its output buffer enabled (MR1[bit7]=1 with MR1[bit12]=0) only RTT_Nom settings of RZQ/2, RZQ/4, and RZQ/6 are allowed.

Procedure Description

Memory controller initiates Leveling mode of all DRAMs by setting bit 7 of MR1 to 1. With entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only NOP or Delesect commands are allowed. as well as an MRS command to exit write leveling mode. Since the controller levels one rank at a time, the output of other rank must be disabled by setting MR1 bit A12 to 1. Controller may assert ODT after tMOD, time at which DRAM is ready to accept the ODT signal.

Controller may drive DQS low and DQS high after a delay of tWLDQSEN, at which time DRAM has applied on-die termination on these signals. After tDQSL and tWLMRD controller provides a single DQS, DQS edge which is used by the DRAM to sample CK - \overline{CK} driven from controller. tWLMRD(max) timing is controller dependent.

DRAM samples CK - CK status with rising edge of DQS and provides feedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits; there are no read strobes (DQS/DQS) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS - DQS delay setting and launches the next DQS/DQS pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS - DQS delay setting and write leveling is achieved for the device. The following figure describes the timing diagram and parameters for the overall Write leveling procedure.

Timing details of Write Leveling sequence [DQS - $\overline{{\sf DQS}}$ is capturing CK - $\overline{\sf CK}$ low at T1 and CK - $\overline{\sf CK}$ high at T2

Note:

1. DRAM has the option to drive leveling feedback on a prime DQ or all DQs. If feedback is driven only on one DQ, the remaining DQs must be driven low as shown in above Figure, and maintained at this state through out the leveling procedure.

2. MRS: Load MR1 to enter write leveling mode

3. NOP: NOP or deselect

4. diff DQS is the differential data strobe (DQS, \overline{DQS}). Timing reference points are the zero crossings. DQS is shown with solid line, \overline{DQS} is shown with dotted line.

5. CK/\overline{CK} : CK is shown with solid line, where as \overline{CK} is shown with dotted line.

6. DQS/DQS needs to fulfill minimum pulse width requirements tDQSH(min) and tDQSL(min) as defined for regular Writes; the max pulse width is system dependent.

Preliminary Edition

The following sequence describes how Write Leveling Mode should be exited:

- 1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (Te1).
- 2. Drive ODT pin low (tIS must be satisfied) and keep it low (see Tb0).
- 3. After the RTT is switched off, disable Write Level Mode via MRS command (see Tc2).
- 4. After tMOD is satisfied (Te1), an any valid command may be registered. (MR commands may be issued after tMRD (Td1).

Timing details of Write Leveling exit

Extended Temperature Usage

a. Auto Self-refresh supported

b. Extended Temperature Range supported

c. Double refresh required for operation in the Extended Temperature Range.

Mode Register Description

Auto Self-Refresh mode - ASR mode

DDR3 SDRAM provides an Auto-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6=1 and MR2 bit A7=0. The DRAM will manage Self-Refresh entry in either the Normal or Extended Temperature Ranges. In this mode, the DRAM will also manage Self-Refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by DRAM, MR2 bit A6 must set to 0.

If the ASR option is not enabled (MR2 bit A6=0), the SRT bit (MR2 bit A7) must be manually programmed with the operating temperature range required during Self-Refresh operation.

Support of the ASR option does not automatically imply suport of the Extended Temperature Range.

Self-Refresh Temperature Range - SRT

SRT applies to devices supporting Extended Temperature Range only. If ASR=0, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT=0, then the DRAM will set an appropriate refresh rate for Self-Refresh operation in the Normal Temperature Range. If SRT=1, then the DRAM will set an approriate, potentially different, refresh rate to allow Self-Refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to IDD table for details.

Self-Refresh mode summary

MPR MR3 Register Definition

MPR Functional Description

- One bit wide logical interface via all DQ pins during READ operation.
- Register Read on x4:
	- DQ[0] drives information from MPR.
	- DQ[3:1] either drive the same information as DQ[0], or they drive 0.
- Register Read on x8:
	- DQ[0] drives information from MPR.
	- DQ[7:1] either drive the same information as DQ[0], or they drive 0.
- Register Read on x16:
	- DQL[0] and DQU[0] drive information from MPR.
	- DQL[7:1] and DQU[7:1] either drive the same information as DQL[0], or they drive 0.
- Addressing during for Multi Purpose Register reads for all MPR agents:
	- BA[2:0]: don't care.
	- A[1:0]: A[1:0] must be equal to "00". Data read burst order in nibble is fixed.
	- \cdot A[2]: For BL=8, A[2] must be equal to 0, burst order is fixed to [0,1,2,3,4,5,6,7]; For Burst chop 4 cases, the burst order is switched on nibble base, $A[2]=0$, burst order: $0,1,2,3$, $A[2]=1$, burst order: $4,5,6,7$. *)
	- A[9:3]: don't care.
	- A10/AP: don't care.
	- A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0
	- A11, A13: don't care.
- Regular interface functionality during register reads:
	- Support two Burst Ordering which are switched with A2 and A[1:0]=00.
	- Support of read burst chop (MRS and on-the-fly via A12/BC).
	- All other address bits (remaining column addresses bits including A10, all bank address bits) will be ignored by the DDR3 SDRAM.
	- Regular read latencies and AC timings apply.
	- DLL must be locked prior to MPR READs.

Note *): Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

Preliminary Edition

MPR Register Address Definition

The following table provide an overview of the available data locatoin, how they are addressed by MR3 A[1:0] during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi Purpose Register Read.

MPR MR3 Register Definition

ACTIVE Command

The ACTIVE command is used to open (or activate) a row in a particular bank for subsequent access. The value on the BA0- BA2 inputs selects the bank, and the address provided on inputs A0-A13 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRE-CHARGE command is allowed if there is no open row in that bank (idle bank) or if the previously open row is alrady in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

Preliminary Edition

READ Operation

Read Burst Operation

During a READ or WRITE command DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12=0, BC4 (BC4 = burst chop, $tCCD=4$)

A12=1, BL8

A12 will be used only for burst length control, not a column address.

READ Burst Operation RL = 5 (AL=0, CL=5, BL=8)

READ Burst Operation RL = 9 (AL=4, CL=5, BL=8)

Preliminary Edition

Read timing is shown in the following figure and is applied when the DLL is enabled and locked. Rising data strobe edge parameters:

- \cdot tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, $\overline{\text{CK}}$.
- \cdot tDQSCK is the actual position of a rising strobe edge relative to CK, $\overline{\text{CK}}$.
- tQSH describes the DQS, DQS differential output high time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalide transition of the associated DQ pins.

Falling data strobe edge parameters:

- \cdot tQSL describes the DQS, \overline{DQS} differential output low time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalide transition of the associated DQ pins.

Read Timing Definition

Preliminary Edition

Read Timing; Clock to Data Strobe relationship

Clock to Data Strobe relationship is shown in the following figure and is applied when the DLL is enabled and locked. Rising data strobe edge parameters:

- \cdot tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK and $\overline{\text{CK}}$.
- \cdot tDQSCK is the actual position of a rising strobe edge relative to CK and $\overline{\text{CK}}$.
- tQSH describes the data strobe high pulse width.

Falling data strobe edge parameters:

• tDSL describes the data strboe low pulse width.

Clock to Data Strobe Relationship

Preliminary Edition

Read Timing; Data Strobe to Data Relationship

The Data Strobe to Data relationship is shown in the following figure and is applied when the DLL and enabled and locked. Rising data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid tansition of the associated DQ pins.

Falling data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid tansition of the associated DQ pins.

Data Strobe to Data Relationship

Preliminary Edition

READ to WRITE (CL=5, AL=0; CWL=5, AL=0)

Preliminary Edition

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (Auto Precharge can be enabled or disabled).

 $A12=0$, BC4 (BC4 = Burst Chop, tCCD=4) A12=1, BL8 A12 is used only for burst length control, not as a column address.

WRITE Timing Violations

Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure the DRAM works properly. However, it is desireable for certain minor violations that the DRAM is guaranteed not to "hang up" and errors be limited to that particular operation.

For the following, it will be assumed that there are no timing violations w.r.t. to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

Data Setup and Hold Violations

Should the strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges assocated with a write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however, the DRAM will work properly otherwise.

Strobe to Strobe and Strobe to Clock Violations

Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH, tDQSS) be violated, for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

Write Timing Parameters

This drawing is for example only to enumerate the strobe edges that "belong" to a write burst. No actual timing violations are shown here. For a valid burst all timing parameters for each edge of a burst need to be satisfied (not only for one edge - as shown).

Preliminary Edition

Note:

- 1. BL=8, WL=5 (AL=0, CWL=5).
- 2. Din $n =$ data in from column n.
- 3. NOP commands are shown for ease of illustration; other command may be valid at these times.
- 4. BL8 setting activated by either MR0[A1:0=00] or MR0[A1:0=01] and A12 = 1 during WRITE command at T0.
- 4. tDQSS must be met at each rising clock edge.

Preliminary Edition

WRITE to WRITE (WL=5; CWL=5, AL=0)

Preliminary Edition

WRITE to WRITE (WL=5, CWL=5, AL=0)

Preliminary Edition

Self-Refresh Operation

The Self-Refresh command can be used to retain data in the DDR3 SDRAM, even if the reset of the system is powered down. When in the Self-Refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh Entry (SRE) Command is defined by having \overline{CS} , RAS, $\overline{\text{CAS}}$, and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock.

Before issuing the Self-Refreshing-Entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. Also, on-die termination must be turned off before issuing Self-Refresh-Entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. During normal operation (DLL on), MR1 (A0=0), the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-RESET) upon exiting Self-Refresh.

When the DDR3 SDRAM has entered Self-Refresh mode, all of the external control signals, execpt CKE and RESET, are "don't care". For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VRefCA, and VRefDQ) must be at valid levels. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

The clock is internally disabled during Self-Refresh operation to save power. The minimum time that the DDR3 SDRAM must remain in Self-Refresh mode is tCKE. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered; however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh mode.

The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a Self-Refresh Exit Command (SRX, combination of CKE going high and either NOP or Deselect on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress. Before a command which requires a locked DLL can be applied, a delay of at least tXSDLL and applicable ZQCAL function requirements [TBD] must be satisfied.

CKE must remain HIGH for the entire Self-Refresh exit period tXSDLL for proper operation except for Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3 SDRAM can be put back into Self-Refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or deselect commands must be registered on each positive clock edge during the Self-Refresh exit interval tXS. ODT must be turned off during tXSDLL.

The use of Self-Refresh mode instruces the possibility that an internally times refresh event can be missed when CKE is raised for exit from Self-Refresh mode. Upon exit from Self-Refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into Self-Refresh mode.

Preliminary Edition

Power-Down Modes

Power-Down Entry and Exit

Power-Down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read/write operation are in progress. CKE is allowed to go low while any of other operation such as row activation, precharge or auto precharge and refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During Power-Down, if all banks are closed after any in progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in progress commands are completed, the device will be in active Power-Down mode.

Entering Power-down deactivates the input and output buffers, excluding CK, CK, ODT, CKE, and RESET. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE low will result in deactivation of command and address receivers after tCPDED has expired.

Power-Down Entry Definitions

Also the DLL is disabled upon entering precharge power-down (Slow Exit Mode), but the DLL is kept enabled during precharge power-down (Fast Exit Mode) or active power-down. In power-down mode, CKE low, RESET high, and a stable clock signal must be maintained at the inputs of the DDR3 SDRAM, and ODT should be in a valid state but all other input signals are "Don't care" (If RESET goes low during Power-Down, the DRAM will be out of PD mode and into reset state). CKE low must be maintaine until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXPDLL after CKE goes high. Power-down exit latency is defined at AC spec table of this datasheet.

Active Power Down Entry and Exit timing diagram

Timing Diagrams for CKE with PD Entry, PD Exit with Read, READ with Auto Precharge, Write and Write with Auto Precharge, Activate, Precharge, Refresh, MRS:

Power-Down Entry after Read and Read with Auto Precharge

Power-Down Entry after Write with Auto Precharge

Preliminary Edition

Precharge Power-Down (Fast Exit Mode) Entry and Exit

Precharge Power-Down (Slow Exit Mode) Entry and Exit

Refresh Command to Power-Down Entry

Preliminary Edition

Active Command to Power-Down Entry

Precharge/Precharge all Command to Power-Down Entry

MRS Command to Power-Down Entry

Preliminary Edition

On-Die Termination (ODT)

ODT (On-Die Termination) is a feature of the DDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, DQS, and DM for x4 and x8 configuration (and TDQS, TDQS for x8 configurattion, when enabled via A11=1 in MR1) via the ODT control pin. For x16 configuration, ODT is applied to each DQU, DQL, DQSU, DQSU, DQSL, DQSL, DMU, and DML signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices.

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown as below.

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of RTT is determined by the settings of Mode Register bits. The ODT pin will be ignored if the Mode Register MR1 and MR2 are programmed to disable ODT and in self-refresh mode.

ODT Mode Register and ODT Truth Table

The ODT Mode is enabled if either of MR1 {A2, A6, A9} or MR2 {A9, A10} are non-zero. In this case, the value of RTT is determined by the settings of those bits.

Application: Controller sends WR command together with ODT asserted.

- One possible application: The rank that is being written to provides termination.
- DRAM turns ON termination if it sees ODT asserted (except ODT is disabled by MR)
- DRAM does not use any write or read command decode information.

Termination Truth Table

Preliminary Edition

Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes are:

- Any bank active with CKE high
- Refresh with CKE high
- Idle mode with CKE high
- Active power down mode (regardless of MR0 bit A12)
- Percharge power down mode if DLL is enabled during precharge power down by MR0 bit A12

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

In synchronous ODT mode, RTT will be turned on ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLonn = $WL - 2$; ODTLoff = $WL - 2$.

ODT Latency and Posted ODT

In synchrouous ODT Mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal. ODTLon = CWL + AL - 2; ODTLoff = CWL + AL - 2. For details, refer to DDR3 SDRAM latency definitions.

ODT Latency

Timing Parameters

In synchronous ODT mode, the following timing parameters apply: ODTLon, ODTLoff, tAON min/max, AOF min/max.

Minimum RTT turn-on time (tAON min) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn-on time (tAON max) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.

Minimum RTT turn-off time (tAOF min) is the point in time when the device starts to turn off the ODT resistance. Maximum RTT turn off time (tAOF max) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL=4) or ODTH8 (BL=8) after the write command. ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a write command until ODT is registered low.

Preliminary Edition

Synchronous ODT example with BL=4, WL=7

ODT must be held for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BL=4) or ODTH8 (BL=8) after Write commmand (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of Write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered at T6 ODT must not go low before T11 as ODTH4 must alos be satisfied from the registration of the Write command at T7.

ODT during Reads:

As the DDR3 SDRAM can not terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may not be enabled until the end of the post-amble as shown in the following figure. DRAM turns on the termination when it stops driving which is determined by tHZ. If DRAM stops driving early (i.e. tHZ is early), then tAONmin time may apply. If DRAM stops driving late (i.e tHZ is late), then DRAM complies with tAONmax timing. Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in this example.

ODT must be disabled externally during Reads by driving ODT low. (Example: CL=6; AL=CL-1=5; RL=AL+CL=11; CWL=5; ODTLon=CWL+AL-2=8; ODTLoff=CWL+AL-2=8)

Preliminary Edition

Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desireable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. This requirement is supported by the "Dynamic ODT" feature as described as follows:

Functional Description

The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to '1'. The function is described as follows:

Two RTT values are available: RTT_Nom and RTT_WR.

- The value for RTT_Nom is preselected via bits A[9,6,2] in MR1.
- The value for RTT_WR is preselected via bits A[10,9] in MR2.

During operation without write commands, the termination is controlled as follows:

- Nominal termination strength RTT_Nom is selected.
- Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.

When a Write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:

- A latency ODTLcnw after the write command, termination strength RTT_WR is selected.
- A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the write command, termination strength RTT_Nom is selected.
- Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

The following table shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic ODT mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set RTT_WR, MR2[A10,A9 = [0,0], to disable Dynamic ODT externally.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL=4) or ODTH8 (BL=8) after the Write command. ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of Write command until ODT is register low.

Latencies and timing parameters relevant for Dynamic ODT

Preliminary Edition

Latencies and timing parameters relevant for Dynamic ODT

Note: tAOF,nom and tADC,nom are 0.5tCK (effectively adding half a clock cycle to ODTLoff, ODTcnw, and ODTLcwn)

Preliminary Edition

ODT Timing Diagrams

Note: Example for BC4 (via MRS or OTF), AL=0, CWL=5. ODTH4 applies to first registering ODT high and to the registration of the Write command. In tihs example ODTH4 would be satisfied if ODT went low at T8. (4 clocks after the Write command).

Note: ODTH4 is defined from ODT registered high to ODT registered low, so in this example ODTH4 is satisfied; ODT registered low at T5 would also be legal.

Preliminary Edition

Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock **cycles.**

Note: Example for BL8 (via MRS or OTF), AL=0, CWL=5. In this example ODTH8=6 is exactly satisfied.

Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock **cycles, example for BC4 (via MRS or OTF), AL=0, CWL=5.**

Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock **cycles.**

Preliminary Edition

Asynchronous ODT Mode

Asynchronous ODT mode is selected when DRAM runs in DLLon mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by MR0 bit A12). Based on the power down mode definitions, this is currently Precharge power down mode if DLL is disabled during precharge power down by MR0 bit A12.

In asynchronous ODT timing mode, internal ODT command is NOT delayed by Additive Latency (AL) relative to the external ODT command.

In asynchronous ODT mode, the following timing parameters apply: tAONPD min/max, tAOFPD min/max.

Minimum RTT turn-on time (tAONPD min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn on time (tAONPD max) is the point in time when the ODT resistance is fully on.

tAONPDmin and tAONPDmax are measured from ODT being sampled high.

Minimum RTT turn-off time (tAOFPDmin) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time (tAOFPDmax) is the point in time when the on-die termination has reached high impedance. tAOFPDmin and tAOFPDmax are measured from ODT being sample low.

Asynchronous ODT Timings on DDR3 SDRAM with fast ODT transition: AL is ignored.

In Precharge Power Down, ODT receiver remains active, however no Read or Write command can be issued, as the respective ADD/CMD receivers may be disabled.

Asynchronous ODT Timing Parameters for all Speed Bins

ODT timing parameters for Power Down (with DLL frozen) entry and exit transition period

Preliminary Edition

Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is a transition period around power down entry, where the DDR3 SDRAM may show either synchronous or asynchronous ODT behavior.

This transition period ends when CKE is first registered low and starts tANPD before that. If there is a Refresh command in progress while CKE goes low, then the transition period ends tRFC after the Refresh command. tANPD is equal to (WL-1) and is counted (backwards) from the clock cycle where CKE is first registered low.

ODT assertion during the transition period may result in an RTT changes as early as the smaller of tAONPDmin and (ODT-Lon*tck+tAONmin) and as late as the larger of tAONPDmax and (ODTLon*tCK+tAONmax). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPDmin and (ODTLoff*tCK+tAOFmin) and as late as the larger of tAOFPDmax and (ODTLoff*tCK+tAOFmax). Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. The following figure shows the three different cases: ODT_A, synchonous behavior before tANPD; ODT_B has a state change during the transition period; ODT_C shows a state change after the transition period.

Synchronous to asynchronous transition during Precharge Power Down (with DLL frozen) entry (AL=0; CWL=5; tANPD=WL-1=4)

Asynchronous to Synchronous ODT Mode transition during Power-Down Exit

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is also a transition period around power down exit, where either synchronous or asynchronous response to a change in ODT must be expected from the DDR3 SDRAM.

This transition period starts tANPD before CKE is first registered high, and ends tXPDLL after CKE is first registered high. tANPD is equal to (WL -1) and is counted (backwards) from the clock cycle where CKE is first registered high.

ODT assertion during the transition period may result in an RTT change as early as the smaller of tAONPDmin and (ODT-Lon*tCK+tAONmin) and as late as the larger of tAONPDmax and (ODTLon*tCK+tAONmax). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPDmin and (ODTLoff*tCK+tAOFmin) and as late as the larger of tAOFPDmax and (ODToff*tCK+tAOFmax). Note that if AL has a large value, the range where RTT is uncertain becomes quite large. The following figure shows the three different cases: ODT C, asynchonous response before tANPD; ODT_B has a state change of ODT during the transition period; ODT_A shows a state change of ODT after the transition period with synchonous response.

Preliminary Edition

Asynchronous to Synchronous ODT Mode during short CKE high and short CKE low periods

If the total time in Precharge Power Down state or Idle state is very short, the transition periods for PD entry and PD exit may overlap. In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous or asynchronous from the state of the PD entry transition period to the end of the PD exit transition period (even if the entry ends later than the exit period).

If the total time in Idle state is very short, the transition periods for PD exit and PD entry may overlap. In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous or asynchronous from the state of the PD exit transition period to the end of the PD entry transition period. Note that in the following figure, it is assumed that there was no Refresh command in progress when Idle state was entered.

Transition period for short CKE cycles with entry and exit period overlapping

Preliminary Edition

ZQ Calibration Commands

ZQ Calibration Description

ZQ Calibration command is used to calibrate DRAM Ron and ODT values. DDR3 SDRAM needs longer time to calibrate output driver and on-die termination circuits at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and once calibration is achieved the calibrated values are transferred from calibration engine to DRAM IO which gets reflected as updated output driver and on-die termination values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET is allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and tempeartue variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS.

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows calibration of output driver and on-die termination values. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon self-refresh exit, DDR3 SDRAM will not perform an IO calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self refresh exit is tXS.

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit, or tZQCS between ranks.

ZQ Calibration Timing

Note:

1. CKE must be continuously registered high during the calibration procedure.

- 2. On-die termination must be disabled via the ODT signal or MRS during the calibration procedure.
- 3. All devices connected to the DQ bus should be high impedance during the calibration procedure.

ZQ External Resistor Value, Tolerance, and Capacitive loading

In order to use the ZQ calibration funcation, a 240 ohm +/- 0.1% tolerance external resistor connected between the ZQ pin and ground. The single resistor can be used for each SDRAM or one resistor can be shared between two SDRAMs if the ZQ calibration timings for each SDRAM do not overlap. The total capacitive loading on the ZQ pin must be limited.

Preliminary Edition

Absolute Maximum Ratings

Absolute Maximum DC Ratings

Note:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the opearational sections of this specification is nto implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Storage Temperature is the case surface temperature on the center/top side of the DRAM.

3. VDD and VDDQ must be within 300mV of each other at all times; and Vref must be not greater than

0.6VDDQ, when VDD and VDDQ are less than 500mV; Vref may be equal to or less than 300mV.

Temperature Range

Note:

1. Operating Temperature Toper is the case surface temperature on the center/top side of the DRAM.

2. The Normal Temperature Range specifies the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.

3. Some applications require operation of the DRAM in the Extended Temperature Range between 85^oC and 95^oC case temperature. Full specifications are guaranteed in this range, but the following additional apply:

a) Refresh commands must be doubled in frequency, therefore, reducing the Refresh interval tREFI to 3.9us. It is also possible to specify a component with 1x refresh (tREFI to 7.8us) in the Extended Temperature Range.

b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6=0 and MR2 A7=1) or enable the optional Auto Self-Refresh mode (MR2 A6=1 and MR2 A7=0).

AC & DC Operating Conditions

Recommanded DC Operating Conditions

2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.

Preliminary Edition

AC & DC Input Measurement Levels

AC and DC Logic Input Levels for Single-Ended Signals

Note:

1. For DQ and DM: Vref=VrefDQ. For input only pins except RESET: Vref=VrefCA.

2. The ac peak noise on Vref may not allow Vref to deviate from Vref(DC) by more than +/- 0.1% VDD.

3. For reference: approx. VDD/2 +/- 15mV.

AC and DC Logic Input Levels for Differential Signals

Note:

1. Used to define a differential signal slew-rate.

2. For CK - CK use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS, DQSL, DQSL, DQSU, DQSU use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also there.

3. These values are not defined, however the single-ended signals CK, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU need to be within the respective limits (VIH(dc)max, VIL(dc)min) for single-ended signals as wel as limitations for overshoot and undershoot.

Allowed time before ringback (tDVAC) for CK - and DQS - -

Preliminary Edition

Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU) has also to comply with certain requirements for single-ended signals.

CK and CK have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH(ac) / VIL(ac)) for ADD/CMD signals) in every half-cycle. DQS, DQSL, DQSU, DQS, DQSL, DQSL have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH(ac) / VIL(ac)) for DQ signals) in every half-cycle preceeding and following a valid transition.

\overline{S} ingle-ended levels for CK, DQS, DQSL, DQSU, \overline{C} K, DQS, DQSL, or DQSU

Note:

1. For CK, CK use VIH/VIL(ac) of ADD/CMD; for strobes (DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU) use VIH/VIL(ac) of DQs.

2. VIH(ac)/VIL(ac) for DQs is based on VREFDQ; VIH(ac)/VIL(ac) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a singal group, then the reduced level applies also there.

3. These values are not defined, however the single-ended signals CK, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU need to be within the respective limits (VIH(dc)max, VIL(dc)min) for single-ended signals as wel as limitations for overshoot and undershoot.

Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK and DQS, DQS) must meet the requirements in the following table. The differential input cross point voltage Vix is measured from the actual cross point of true and completement signal to the midlevel between of VDD and VSS.

Vix Definition

Preliminary Edition

Cross point voltage for differential input signals (CK, DQS)

Slew Rate Definitions for Single Ended Input Signals

Input Slew Rate for Input Setup Time (tIS) and Data Setup Time (tDS)

Setup (tIS and tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vref and the first crossing of VIH(AC)min. Setup (tIS and tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vref and the first crossing of VIL(AC)max.

Input Slew Rate for Input Hold Time (tIH) and Data Hold Time (tDH)

Hold nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of Vref. Hold (tIH and tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of Vref.

Single-ended Input Slew Rate Definition

Input Nominal Slew Rate Defination for single ended signals

Preliminary Edition

Slew Rate Definiation for Differential Input Signals Differential Input Slew Rate Definition

Input Nominal Slew Rate Defination for single ended signals

Preliminary Edition

AC and DC Output Measurement Levels

Single Ended AC and DC Output Levels

Note:

1. The swing of +/- 0.1 x VDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40 ohms and an effective test load of 25 ohms to VTT = VDDQ/2.

Differential AC and DC Output Levels

Note:

1. The swing of +/- 0.2 x VDDQ is based on approximately 50% of the static differential output high or low swing with a driver impedance of 40 ohms and an effective test load of 25 ohms to VTT=VDDQ/2 at each of the differential outputs.

Preliminary Edition

Single Ended Output Slew Rate

Single Ended Output Slew Rate Definition

Output Slew Rate (single-ended)

Preliminary Edition

Differential Output Slew Rate

Differential Output Slew Rate Definition

Differential Output Slew Rate

Preliminary Edition

Reference Load for AC Timing and Output Slew Rate

The following figure represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transimission lines terminated at the tester electronics.

Preliminary Edition

Overshoot and Undershoot Specifications

AC Overshoot/Undershoot Specification for Address and Control Pins

(A0-A13, BA0-BA2, CS, RAS, CAS, WE, CKE, ODT)

AC Overshoot/Undershoot Specification for Clock, Data, Strobe, and Mask

(CK, CK, DQ, DQS, DQS, DM)

Preliminary Edition

A Functional representation of the output buffer is shown as below. Output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:

 $\text{RON}_{34} = \text{R}_{\text{ZQ}} / 7$ (nominal 34.4ohms +/-10% with nominal $\text{R}_{\text{ZO}} = 240$ ohms)

The individual pull-up and pull-down resistors (RON_{Pu} and RON_{Pd}) are defined as follows:

 $\mathsf{RON}_{\mathsf{Pu}}$ = [VDDQ-Vout] / I lout I ------------------- under the condition that $\mathsf{RON}_{\mathsf{Pol}}$ is turned off (1)

RON_{Pd} = Vout / I lout I --------------------------------under the condition that RON_{Pu} is turned off (2)

Output Driver DC Electrical Characteristics, assuming RZQ = 240ohms; entire operating temperature range; after proper ZQ calibration

RON _{Nom}	Resistor	Vout	min	nom	max	Unit	Notes
34 ohms	$\mathsf{RON}_\mathsf{34Pd}$	$VOLdc = 0.2 \times VDDQ$	0.6	1.0	1.1	$R_{ZQ}/7$	1,2,3
		$VOMdc = 0.5 \times VDDQ$	0.9	1.0	1.1	$R_{ZQ}/7$	1,2,3
		$VOHdc = 0.8 \times VDDQ$	0.9	1.0	1.4	$R_{ZQ}/7$	1,2,3
	$\mathsf{RON}_{34\mathsf{Pu}}$	$VOLdc = 0.2 \times VDDQ$	0.9	1.0	1.4	$R_{ZQ}/7$	1,2,3
		$VOMdc = 0.5 \times VDDQ$	0.9	1.0	1.1	$R_{ZQ}/7$	1,2,3
		$VOHdc = 0.8 \times VDDQ$	0.6	1.0	1.1	$R_{ZQ}/7$	1,2,3
Mismatch between pull-up and pull- down, MM _{PuPd}		$VOMdc = 0.5 \times VDDQ$	-10		10	$\%$	1, 2, 4

Note:

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. 2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.

3. Pull-down and pull-up output driver impedances are recommanded to be calibrated at 0.5 x VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above. e.g. calibration at 0.2 x VDDQ and 0.8 x VDDQ.
4. Measurement definition for mismatch between pull-up and pull-down, MM_{PuPd}:

Measure RONPu and RONPd, but at 0.5 x VDDQ:

MM_{PuPd} = [RON_{Pu} - RON_{Pd}] / RON_{Nom} x 100

Preliminary Edition

Output Driver Temperature and Voltage sensitivity

If temperature and/or voltage after calibration, the tolerance limits widen according to the following table. Delta T = T - T(@calibration); Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ

Note: $dR_{OM}dT$ and $dR_{OM}dV$ are not subject to production test but are verified by design and characterization.

Output Driver Sensitivity Definition

Output Driver Voltage and Temperature Sensitivity

Note: These parameters may not be subject to production test. They are verified by design and characterization.

Preliminary Edition

On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6, and A2 of the MR1 Register.

ODT is applied to the DQ, DM, DQS/DQS, and TDQS/TDQS (x8 devices only) pins.

A functional representation of the on-die termination is shown in the following figure. The individual pull-up and pull-down resistors (RTT $_{\mathsf{Pu}}$ and RTT $_{\mathsf{Pd}}$) are defined as folllows:

 $\mathsf{RTT}_{\mathsf{Pu}}$ = [VDDQ - Vout] / I lout I ------------------- under the condition that $\mathsf{RTT}_{\mathsf{Pd}}$ is turned off (3)

RTT_{Pd} = Vout / I lout I ------------------------------- under the condition that RTT_{Pu} is turned off (4)

ODT DC Electrical Characteristics

The following table provides an overview of the ODT DC electrical characteristics. The values for RTT_{60Pd120}, RTT_{60Pu120}, RTT_{120Pd240}, RTT_{120Pu240}, RTT_{40Pd80}, RTT_{40Pu80}, RTT_{30Pd60}, RTT_{30Pu60}, RTT_{20Pd40}, RTT_{20Pu40} are not specification
requirements, but can be used as design guide lines:

ODT DC Electrical Charateristics, assuming RZQ = 240ohms +/- 1% entire operating temperature range; after proper ZQ calibration

Preliminary Edition

Note:

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity. 2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS. 3. Pull-down and pull-up ODT resistors are recommanded to be calibrated at 0.5 x VDDQ. Other calibration may be used to achieve the linearity spec shown above. 4. Not a specification requirement, but a design guide line. 5. Measurement definition for RTT: Apply VIH(ac) to pin under test and measure current / (VIH(ac)), then apply VIL(ac) to pin under test and measure current / (VIL(ac)) respectively. RTT = [VIH(ac) - VIL(ac)] / [I(VIH(ac)) - I(VIL(ac))] 6. Measurement definition for V_M and DV_M:
Measure voltage (V_M) at test pin (midpoint) with no lead:
Delta V_M = [2V_M / VDDQ -1] x 100

ODT Temperature and Voltage sensitivity

If temperature and/or voltage after calibration, the tolerance limits widen according to the following table. Delta T = T - T(@calibration); Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ

ODT Sensitivity Definition

ODT Voltage and Temperature Sensitivity

They are verified by design and characterization.

Preliminary Edition

Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in the following figure.

ODT Timing Definitions

Definitions for t_{AON}, t_{AONPD}, t_{AOF}, t_{AOFPD}, and t_{ADC} are provided in the following table and subsequent figures.

Reference Settings for ODT Timing Measurements

Preliminary Edition

Definition of **t**_{AON}

Definition of tAONPD

Definition of t_{AOF}

Preliminary Edition

Definition of tAOFPD

Definition of t_{ADC}

Preliminary Edition

Input / Output Capacitance

Notes:

1. Although the DM, TDQS, and TDQS pins have different functions, the loading matches DQ and DQS.

2. This parameter is not subject to production test. It is verified by design and characterization.

3. This parameter applies to monolithic devices only.

4. Absolute value of C_{CK} - C_{CK}.
5. Absolute value of C_{IO}(DQS) - _.C_{IO}(DQS)

6. C_I applies to ODT, CS, CKE, A0-A13, BA0-BA2, RAS, CAS, WE.
7. CTRL applies to ODT, CS, and CKE. ____

8. C_{DI_CTRL}=C_I(CNTL)-0.5*(C_I(CLK)+C_I(CLK<u>)).</u>

9. C_{DI_ADD_CMD} applies A0-A13, BA0-BA2, RAS, C<u>AS, a</u>nd WE.

10. C_{DI_ADD_CMD}=C_I(ADD_CMD)-0.5*(C_I(CL<u>K)+C_I(</u>CLK)).

11. C_{DIO}=C_{IO}(DQ, DM)-0.5*(C_{IO}(DQS)+C_{IO}(DQS)).

12. Maximum external load capacitance on ZQ pin: 5pF.

Preliminary Edition

IDD Specifications and Measurement Conditions

IDD Specifications

Preliminary Edition

IDD Measurement Conditions

NANYA

Preliminary Edition

IDD Measurement Conditions

For testing the IDD parameters, the following timing parameters are used:

Preliminary Edition

Standard Speed Bins

Electrical Characteristics & AC Timing

Timing Parameter by Speed Bin

Preliminary Edition

Jitter Notes

Specific Note a

When the device is operated with input clock jitter, this parameter needs to be derated by the actual tERR(nper) act of the input clock, where 2<=n<=12. (output deratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR3-800 SDRAM has tERR(nper), act, min = -172ps and tERR(nper), act, max = +193ps, then tDQSCK,min(derated) = tDQSCK,min - tERR(nper),act,max = -400ps - 193ps = -593ps and

tDQSCK,max(derated) = tDQSCK,max - tERR(nper),act,min = 400ps + 172ps = +572ps. Similarly, tLZ(DQ) for DDR3-800 derates to tLZ(DQ),min(derated) = -800ps - 193ps = -993ps and tLZ(DQ),max(derated) = 400ps + 172ps = +572ps. (Caution on the min/max usage!)

Note that tERR(nper), act, min is the minimum measured value of tERR(nper) where $2\lt=n\lt=12$, and tERR(nper), act, max is the maximum measured value of tERR(nper) where 2<=n<=12.

Specific Note b

When the device is operated with input clock jitter, this parameter needs to be derated by the actual tJIT(per),act of the input clock. (output deratings are relative to the SDRAM input clock.)

For example, if the measured jitter into a DDR3-800 SDRAM has $tCK(avg)$, act = 2500ps, $tJIT(per)$, act, min = -72ps and t JIT(per),act,max = +93ps, then tRPRE,min(derated) = tRPRE,min + t JIT(per),act,min = 0.9 x $tCK(avg)$,act + t JIT(per),act,min = 0.9 x 2500ps - 72ps = +2178ps. Similarly, $tQH, min(derated) = tQH, min + tJIT(per), act, min = 0.38 x$ $tCK(ava)$, act + $tJIT(per)$, act, min = 0.38 x 2500ps - 72ps = $+878$ ps (Caition on the min/max usage!)

Specific Note c

These parameters are measured from a data strobe signal ($DQS(L/U)$, $\overline{DQS(L/U)}$) crossing to its respective clock signal (CK, CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is presetn or not.

Specific Note d

These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)) crossing.

Specific Note e

For these parameters, the DDR3 SDRAM device supports tnPARAM $[ncK] = RU{tPARAM[ns]/tCK[avg][ns]},$ which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support tnRP = RU{tRP/tCK(avg)}, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which tRP = 15ns, the device will support tnRP = $RU{tRP/tCK(avg)} = 6$, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6-Tm) is less than 15ns due to input clock jitter.

Preliminary Edition

Timing Parameter Notes

- 1. Actual value dependant upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and RAP) are synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register.
- 5. Value must be rouned-up to next higher integer value.
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- 7. For definition of RTT-on time tAON See "Timing Parameters".
- 8. For definition of RTT-off time tAOF See "Timing Parameters".
- 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- 10. WR in clock cycles are programmed in MR0.
- 11. The maximum postamble is bonded by tHZDQS(max).
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
- 13. Value is only valid for RON34.
- 14. Single ended signal parameter.
- 15. tREFI depends on TOPER.
- 16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK differential slew rate. Note for DQ and DM signals, VREF(DC)=VRefDQ(DC). For input only pins except RESET, VRef(DC)=VRefCA(DC).
- 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS differential slew rate. Note for DQ and DM signals, VREF(DC)=VRefDQ(DC). For input only pins except RESET, VRef(DC)=VRefCA(DC).
- 18. Start of internal write transaction is defined as follows:
	- For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.
	- For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.
	- For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
- 19. The maximum preamble is bound by tLZDQS(max).
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required.
- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5% (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. the interval could be defined by the following formula: ZQCorrection / [(TSens x Tdriftrate) + (VSens x Vdriftrate)] where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5%/C, VSens = 0.15%/mV, Tdriftrate = 1 C/sec and Vdriftrate = 15mV/sec, then the interval between ZQCS commands is calculated as $0.5 / [(1.5x1)+(0.15x15)] = 0.133 \sim 128$ ms

- 24. n = from 13 cycles to 50 cycles. This row defines 38 parameters.
- 25. tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 26. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

Preliminary Edition

27. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100ps of derating to accommodate for the lower altemate threshold of 150mV and another 25ps to account for the earlier reference point [(175mV - 150mV) / 1V/ns].

Address / Command Setup, Hold, and Derating

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) and tIH(base) value to the delta tIS and delta tIH derating value respectively.

Example: tIS (total setup time) = $tIS(base) + delta tIS$

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIH(ac)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIL(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'Vref(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'Vref(dc) to ac region', the slew rate of the tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of Vref(dc). Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of Vref(dc). If the actual signal is always later than the nominal slew rate line between shaded 'dc to Vref(dc) region', use nominal slew rate for derating value. If the actual signal is earlier than the nomial slew rate line anywhere between shaded 'dc to Vref(dc) region', the slew rate of a tangent line to the actual signal from the dc level to Vref(dc) level is used for derating value. For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC. Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transistion and reach VIH/IL(ac).

ADD/CMD Setup and Hold Base-Values for 1V/ns

Note:

1. (ac/dc referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate

2. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100ps of derating to accomodate for the lower altermate threshold of 150mV and another 25ps to account for the earlier reference point $[(175mV - 150mV)/1V/ns]$.

Preliminary Edition

Derating values DDR3-800/1066/1333 tIS/tIH - ac/dc based

Delta tIS, Delta tIH derating in AC/DC based AC175 Threshold -> VIH(ac) = Vref(dc)+175mV, VIL(ac)=Vref-175mV

Derating values DDR3-1333 tIS/tIH - ac/dc based - Alternate AC150 Threshold

Delta tIS, Delta tIH derating in AC/DC based Alternate AC150 Threshold -> VIH(ac) = Vref(dc)+150mV, VIL(ac)=Vref-150mV

Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition

Preliminary Edition

Data Setup, Hold, and Slew Rate Derating

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDH(base) and tDH(base) value to the delta tDS and delta tDH derating value respectively.

Example: tDS (total setup time) = tDS(base) + delta tDS

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIH(ac)min. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIL(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'Vref(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'Vref(dc) to ac region', the slew rate of the tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of Vref(dc). Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of Vref(dc). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to Vref(dc) region', use nominal slew rate for derating value. If the actual signal is earlier than the nomial slew rate line anywhere between shaded 'dc to Vref(dc) region', the slew rate of a tangent line to the actual signal from the dc level to Vref(dc) level is used for derating value.

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time tVAC.

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transistion and reach VIH/IL(ac). For slew rates in between the values listed in the following tables, the derating values may be obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Data Setup and Hold Base-Values

Note: (ac/dc referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate

Preliminary Edition

Derating values DDR3-800/1066 tDS/tDH - ac/dc based

Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition

Preliminary Edition

Package Dimensions (x16; 96 balls; 0.8mmx0.8mm Pitch; wBGA Package)

Preliminary Edition

Revision Log

Preliminary Edition

Nanya Technology Corporation.

All rights reserved. Printed in Taiwan, R.O.C., 2008

The following are trademarks of NANYA TECHNOLOGY CORPORATION in R.O.C, or other countries, or both. NANYA NANYA logo

Other company, product and service names may be trademarks or service marks of others.

NANYA TECHNOLOGY CORPORATION (NTC) reserves the right to make changes without notice. NTC warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with NTC's standard warranty. Testing and other quality control techniques are utilize to the extent NTC deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

NTC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTEND, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of NTC products in such applications is understood to be fully at the risk of the customer. Use of NTC products in such applications requires the written approval of an appropriate NTC officer. Question concerning potential risk applications should be directed to NTC through a local sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by customer to minimize the inherent or procedural hazards.

NTC assumes no liability of applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does NTC warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of NTC covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

NANYA TECHNOLOGY CORPORATION HWA YA Technology Park 669, FU HSING 3rd Rd., Kueishan, Taoyuan, Taiwan, R.O.C.

The NANYA TECHNOLOGY CORPORATION

home page can be found at http:\\www.nanya.com