


MC10,100/10,200 Series (-30 to +85°C)
MC10,500/10,600 Series (-55 to +125°C)

MECL 10,000 has an excellent speed-power product, has relatively slow rise and fall times, and transmission-line drive capability. The combination of versatile logic functions and the 2.0 ns propagation delay make MECL 10,000 a versatile family for data handling and processing systems.

Circuit design with MECL 10,000 is unusually convenient. The differential amplifier input and emitter-follower output permit high fanout, the wired-OR option, and complementary outputs. MECL III is directly compatible with MECL 10,000, and can be used to extend the speed capability of the MECL 10,000 series.




FUNCTIONS AND CHARACTERISTICS ($V_{CC} = 0, V_{EE} = -5.2 \text{ V}, T_A = 25^\circ\text{C}$)

| Function | Type ① | | Propagation Delay ns typ | Power Dissipation mW typ/pkg* | Case |
|---|--------------|---------------|--------------------------|-------------------------------|-------------|
| | -30 to +85°C | -55 to +125°C | | | |
| Quad 2-Input NOR Gate With Strobe | MC10100 | - | 2.0 | 100 | 620 |
| Quad OR/NOR Gate | MC10101 | MC10501 | 2.0 | 100 | 620,648,650 |
| Quad 2-Input NOR Gate | MC10102 | MC10502 | 2.0 | 100 | 620,648,650 |
| Quad 2-Input OR Gate | MC10103 | - | 2.0 | 100 | 620 |
| Quad 2-Input AND Gate | MC10104 | MC10504 | 2.7 | 140 | 620,648,650 |
| Triple 2-3-2-Input OR/NOR Gate | MC10105 | MC10505 | 2.0 | 90 | 620,648,650 |
| Triple 4-3-3-Input NOR Gate | MC10106 | MC10506 | 2.0 | 90 | 620,648,650 |
| Triple 2-Input Exclusive OR/Exclusive NOR | MC10107 | MC10507 | 2.5 | 110 | 620,648,650 |
| Dual 4-5-Input OR/NOR Gate | MC10109 | MC10509 | 2.0 | 60 | 620,648,650 |
| Dual 3-Input 3-Output OR Gate | MC10110 | - | 2.4 | 160 | 620,648 |
| Dual 3-Input 3-Output NOR Gate | MC10111 | - | 2.4 | 160 | 620,648 |
| Quad Exclusive OR Gate | MC10113 | - | 2.5 | 175 | 620 |
| Triple Line Receiver | MC10114 | MC10514 | 2.4 | 145 | 620,648,650 |
| Quad Line Receiver | MC10115 | MC10515 | 2.0 | 110 | 620,648,650 |
| Triple Line Receiver | MC10116 | MC10516 | 2.0 | 85 | 620,648,650 |
| Dual 2-Wide 2-3-Input OR-AND/OR-AND-INVERT Gate | MC10117 | MC10517 | 2.3 | 100 | 620,648,650 |
| Dual 2-Wide 3-Input OR-AND Gate | MC10118 | MC10518 | 2.3 | 100 | 620,648,650 |
| 4-Wide 4-3-3-Input OR-AND Gate | MC10119 | MC10519 | 2.3 | 100 | 620,648,650 |
| 4-Wide OR-AND/OR-AND-INVERT Gate | MC10121 | MC10521 | 2.3 | 100 | 620,648,650 |
| Triple 4-3-3-Input Bus Driver | MC10123 | - | 3.0 | 310 | 620 |
| Quad MTTL to MECL Translator | MC10124 | MC10524 | 3.5 | 380 | 620,648,650 |
| Quad MECL to MTTL Translator | MC10125 | MC10525 | 4.5 | 380 | 620,648,650 |
| Dual MECL to MOS Translator | MC10127 | - | - | - | 620 |
| Bus Driver | MC10128 | - | 12.0 | 700 | 620 |
| Quad Bus Receiver | MC10129 | - | 10.0 | 750 | 620 |
| Dual Latch | MC10130 | MC10530 | 2.5 | 155 | 620,648,650 |
| Dual Type D Master-Slave Flip-Flop | MC10131 | MC10531 | f = 160 MHz | 235 | 620,648,650 |
| Dual Multiplexer With Latch and Common Reset | MC10132 | - | 3.0 | 225 | 620,648 |
| Quad Latch | MC10133 | MC10533 | 4.0 | 310 | 620,648,650 |
| Multiplexer with Latch | MC10134 | - | 3.0 | 225 | 620,648 |
| Dual J-K Master-Slave Flip-Flop | MC10135 | MC10535 | f = 140 MHz | 280 | 620,648,650 |
| Universal Hexadecimal Counter | MC10136 | MC10536 | f = 150 MHz | 625 | 620,650 |


① L suffix denotes Dual In-Line Ceramic Package, P suffix denotes Dual In-Line Plastic Package, F suffix denotes flat package (i.e., MC10100L = Ceramic Dual In-Line Package, MC10100P = Plastic Dual In-Line Package and MC10500F = Ceramic Flat Package.)

*External Load Power not included.

TRANSLATORS




RECEIVERS



MC10525

Advance Information




The MC10525 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10525 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The V_{BB} reference voltage is available for use in single-ended input biasing. The outputs of the MC10525 go to a low logic level whenever the inputs are left floating.

Power supply requirements are ground, +5.0 Volts and -5.2 Volts. Propagation delay of the MC10525 is typically 4.5 ns. The MC10525 has fanout of 6 M TTL loads. The dc levels are MECL 10,000 in and Schottky TTL, or M TTL out. This device has an input common mode noise rejection of ±1.0 Volt.

An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the M TTL equipment. This isolates the MECL logic from the noisy M TTL environment. This device is useful in computers, instrumentation, peripheral controllers, test equipment and digital communications systems.

P_D = 380 mW typ/pkg (No Load)
t_{pd} = 4.5 ns typ (50% to +1.5 Vdc out)
Output Rise, Fall Times:
2.5 ns typ (20% to 80%)
V_{CCmax} = +7.00 Vdc

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C





This is advance information and specifications are subject to change without notice. See General Information section for packaging.





ELECTRICAL CHARACTERISTICS

Each full temperature range MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one input, or for one set of input conditions. Other inputs or outputs are tested in the same manner.



L SUFFIX
CERAMIC PACKAGE
CASE 620



@ Test Temperature
-55°C
+25°C
+125°C

| Characteristic | | Symbol | Pin Under Test | MC10525L Test Limits | | | | | | Unit | TEST VOLTAGE APPLIED TO PINS LISTED BELOW: | | | | | | | | | | Gnd | Output Condition | | | | |
|--------------------------------------|-------------------------------------|-------------------|----------------|----------------------|--------|-----|---------------------|---------------------|----------------------|-----------|--|------------------|---------------------|------------------|------------------|-----------------|-----------------|-----------------|--|--|-----|------------------|--|--|---------|---------|
| | | | | -55°C | | | +25°C | | | | TEST VOLTAGE VALUES (Volts) | | | | | | | | | | | | | | | |
| | | | | Min | Max | Typ | V _{IH} max | V _{IL} min | V _{IHA} min | | V _{ILA} max | V _{IHH} | V _{ILH} | V _{IHL} | V _{ILL} | V _{BB} | V _{CC} | V _{EE} | | | | | | | | |
| Negative Power Supply Drain Current | I _E | 8 | | | | 40 | | | mAdc | | | | | | | | | | | | | | | | | |
| Positive Power Supply Drain Current | I _{CC} | 9 | | | | 52 | | | mAdc | 2,6,10,14 | | | | | | | | | | | | | | | | |
| Input Current | I _{in} ① | 2, 3 | | | | 115 | | | μAdc | 2,6,10,14 | | | | | | | | | | | | | | | | |
| Input Leakage Current | I _{CBO} ② | 2, 3 | | | | 1.0 | | | μAdc | 3,7,11,15 | | | | | | | | | | | | | | | | |
| Short-Circuit Current | I _{OS} | 4 | | | 40 | 100 | | | mA | | 2,6,10,14 | | | | | | | | | | | | | | | |
| High Output Voltage | V _{OH} ④ | 4 | 2.5 | | 2.5 | | 2.5 | | Vdc | | 2,6,10,14 | | | | | | | | | | | | | | -2.0 mA | |
| Low Output Voltage | V _{OL} | 4 | | 0.5 | | | 0.5 | | Vdc | 2,6,10,14 | | | | | | | | | | | | | | | | 12.0 mA |
| High Threshold Voltage | V _{OHA} | 4 | 2.5 | | 2.5 | | 2.5 | | Vdc | | 6,10,14 | | | 2 | | | | | | | | | | | | -2.0 mA |
| Low Threshold Voltage | V _{OLA} | 4 | | 0.5 | | | 0.5 | | Vdc | 6,10,14 | | | 2 | | | | | | | | | | | | | 12.0 mA |
| Indeterminate Input Protection Tests | V _{OLS1} | 4 | | 0.5 | | | 0.5 | | Vdc | | | | | | | | | | | | | | | | | 12.0 mA |
| | V _{OLS2} | 4 | | 0.5 | | | 0.5 | | Vdc | | | | | | | | | | | | | | | | | 12.0 mA |
| Reference Voltage | V _{BB} | 1 | -1.440 | -1.320 | -1.350 | | -1.230 | -1.240 | -1.120 | Vdc | | | | | | | | | | | | | | | | |
| Common Mode Rejection Tests | V _{OH} | 4 | 2.5 | | 2.5 | | 2.5 | | Vdc | | | | | 3 | 2 | | | | | | | | | | | -2.0 mA |
| | V _{OL} | 4 | 2.5 | | 2.5 | | 2.5 | | Vdc | | | | | | 3 | 2 | | | | | | | | | | -2.0 mA |
| Switching Times | Propagation Delay (50% to +1.5 Vdc) | V ₆₊₅₋ | 5 | | | 1.0 | 4.5 | 6.0 | | ns | Pulse In | Pulse Out | C _L (pF) | | | | | | | | | | | | | |
| | | V ₆₋₅₊ | 5 | | | | | | | | 6 | 5 | 25 | | | | | | | | | | | | | |
| Rise Time (+1.0 Vdc to 2.0 Vdc) | | 4 | | | | | | | | | | | | | | | | | | | | | | | | |
| Fall Time (+1.0 Vdc to 2.0 Vdc) | | 4 | | | | | | | | | | | | | | | | | | | | | | | | |

- ① Individually test each input, apply V_{IH} max to pin under test.
- ② Individually test each input, apply V_{EE} to pin under test.
- ③ Individually test each output, following example shown for pin 4.

ELECTRICAL CHARACTERISTICS

Each full temperature range MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Test procedures are shown for only one input, or for one set of input conditions. Other inputs or outputs are tested in the same manner.



**F SUFFIX
CERAMIC PACKAGE
CASE 650**

3-279

| Characteristic | Symbol | Pin Under Test | MC10525F Test Limits | | | | | | | | | | | | TEST VOLTAGE VALUES (Volts) | | | | | | | | | | | | Gnd | Output Condition |
|--------------------------------------|------------------------------------|------------------|----------------------|--------|--------|-----|--------|--------|------|---|---------|---------|--------|--------|-----------------------------|------|-------------|------|--------------------------------|------|---------|--|--|--|--|--|-----|------------------|
| | | | -55°C | | +25°C | | +125°C | | Unit | TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | | | | | | | | | | | | | | |
| | | | Min | Max | Min | Typ | Max | Min | | Max | VIH max | VIL min | VIHmin | VILmax | VIHH | VILH | VIHL | VILL | VBB | VCC | VEE | | | | | | | |
| Negative Power Supply Drain Current | IE | 12 | — | — | — | — | 40 | — | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | — | | | | | | | |
| Positive Power Supply Drain Current | ICCH | 13 | — | — | — | — | 52 | — | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | — | | | | | | | |
| Input Current | Iin H ① | 7 | — | — | — | — | 115 | — | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | — | | | | | | | |
| Input Leakage Current | ICBO ② | 6 | — | — | — | — | 10 | — | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 2, 6, 7, 10, 11, 12, 14, 15 | 4 | — | | | | | | | |
| Short Circuit Current | IOS | 8 | — | — | 40 | — | 100 | — | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4, 8 | — | | | | | | | |
| High Output Voltage | VOH ③ | 8 | 2.5 | — | 2.5 | — | — | 2.5 | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | 2.0 mA | | | | | | | |
| Low Output Voltage | VOL | 8 | — | 0.5 | — | — | 0.5 | — | 0.5 | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | 12.0 mA | | | | | | | |
| High Threshold Voltage | VOHA | 8 | 2.5 | — | 2.5 | — | — | 2.5 | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | 2.0 mA | | | | | | | |
| Low Threshold Voltage | VOLA | 8 | — | 0.5 | — | — | 0.5 | — | 0.5 | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | 12.0 mA | | | | | | | |
| Indeterminate Input Protection Tests | VOLS1 | 8 | — | 0.5 | — | — | 0.5 | — | 0.5 | — | — | — | — | — | — | — | — | 13 | 2, 3, 6, 7, 10, 11, 12, 14, 15 | 4 | 12.0 mA | | | | | | | |
| | VOLS2 | 8 | — | 0.5 | — | — | 0.5 | — | 0.5 | — | — | — | — | — | — | — | — | 13 | 12 | 4 | 12.0 mA | | | | | | | |
| Reference Voltage | VBB | 5 | -1.440 | -1.320 | -1.350 | — | -1.230 | -1.240 | — | — | — | — | — | — | — | — | 3.7, 11, 15 | — | — | — | — | | | | | | | |
| Common Mode Rejection Tests | VOH | 8 | 2.5 | — | 2.5 | — | — | 2.5 | — | — | — | — | 7 | 6 | — | — | — | 13 | 12 | 4 | 2.0 mA | | | | | | | |
| | VOL | 8 | — | 0.5 | — | — | 0.5 | — | 0.5 | — | — | — | 6 | 7 | — | — | — | 13 | 12 | 4 | 12.0 mA | | | | | | | |
| | | 8 | — | 0.5 | — | — | 0.5 | — | 0.5 | — | — | — | 6 | 7 | — | — | — | 13 | 12 | 4 | 12.0 mA | | | | | | | |
| Switching Times | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Propagation Delay (50% to +1.5 Vdc) | t10+9- t10-9+ t6+8- t6-8+ | 9 9 8 8 | — | — | 1.0 | 4.5 | 6.0 | — | — | — | — | — | — | — | — | — | 3.7, 11, 15 | 13 | 12 | 4 | — | | | | | | | |
| Rise Time (+1.0 Vdc to 2.0 Vdc) | t8+ | 8 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | | | | | | | |
| Fall Time (-1.0 Vdc to 2.0 Vdc) | t8- | 8 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | | | | | | | |

① Individually test each input, apply VIH max to pin under test.
 ② Individually test each input, apply VEE to pin under test.
 ③ Individually test each output, following example shown for pin 8.