




## 8-Bit Addressable Latch

**ELECTRICALLY TESTED PER:**  
**MIL-M-35810/31603**

The 54LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multi-functional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- Serial-to-Parallel Conversion
- Eight Bits of Storage with Output of Each Bit Available
- Random (Addressable) Data Entry
- Easily Expandable
- Common Clear

### CONNECTION DIAGRAM



### FUNCTIONAL DESCRIPTION

The 54LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the 54LS259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

## Military 54LS259



### AVAILABLE AS:

- 1) JAN: JM35810/31603BXA
- 2) SMD: \*
- 3) 883C: 54LS259/BXAJC

### X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CEDIP: E

CERFLAT: F

LCC: 2

\*Call Factory for latest update

### PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
A	1	1	2	GND
B	2	2	3	GND
C	3	3	4	GND
Q <sub>0</sub>	4	4	5	V <sub>CC</sub>
Q <sub>1</sub>	5	5	7	OPEN
Q <sub>2</sub>	6	6	8	OPEN
Q <sub>3</sub>	7	7	9	OPEN
GND	8	8	10	GND
Q <sub>4</sub>	9	9	12	OPEN
Q <sub>5</sub>	10	10	13	OPEN
Q <sub>6</sub>	11	11	14	OPEN
Q <sub>7</sub>	12	12	15	OPEN
DATA (D)	13	13	17	V <sub>CC</sub>
ENABLE (E)	14	14	18	GND
CLR (C)	15	15	19	GND
V <sub>CC</sub>	16	16	20	V <sub>CC</sub>







### BURN-IN CONDITIONS:

V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX

### MODE SELECTION


E	C	MODE
L	H	Addressable Latch
H	H	Memory
L	L	Active HIGH Eight-Channel Demultiplexer
H	L	Clear

54LS259

TRUTH TABLE														
						Present Output States								
$\bar{C}$	$\bar{E}$	D	A	B	C	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	MODE
L	H	X	X	X	L	L	L	L	L	L	L	L	L	Clear Demultiplex
L	L	L	L	L	L	L	L	L	L	L	L	L	L	
L	L	L	H	L	L	H	L	L	L	L	L	L	L	
L	L	L	H	L	L	L	L	L	L	L	L	L	L	
L	L	L	H	L	L	L	H	L	L	L	L	L	L	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	
L	L	H	H	H	H	L	L	L	L	L	L	L	H	
H	H	X	X	X	X	Q <sub>N-1</sub>								Memory
H	L	L	L	L	L	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>					Addressable Latch
H	L	H	L	L	L	H	Q <sub>N-1</sub>	Q <sub>N-1</sub>	Q <sub>N-1</sub>					
H	L	L	H	L	L	Q <sub>N-1</sub>	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>					
H	L	H	H	L	L	Q <sub>N-1</sub>	H	Q <sub>N-1</sub>	Q <sub>N-1</sub>					
.	.	.	.	.	.	.	.	.	.					
.	.	.	.	.	.	.	.	.	.					
.	.	.	.	.	.	.	.	.	.					
.	.	.	.	.	.	.	.	.	.					
.	.	.	.	.	.	.	.	.	.					
H	L	L	H	H	H	Q <sub>N-1</sub>				 Q <sub>N-1</sub> L				
H	L	H	H	H	H	Q <sub>N-1</sub>				 Q <sub>N-1</sub> H				


X = Don't Care  
L = LOW Voltage Level  
H = HIGH Voltage Level  
Q<sub>N-1</sub> = Previous Output State

LOGIC DIAGRAM



# 54LS259

## AC TEST CIRCUIT AND WAVEFORMS



\*For  $Q_0$  output, waveform is inverted and  $t_{PLH3}$  and  $t_{PHL3}$  are interchanged.


### NOTES:

1.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .
2.  $C_L = 50 \text{ pF} \pm 10\%$  including probe and jig capacitance.
3. All loads are the same as the  $Q_0$  load.
4. All diodes are 1N3064 or equivalent.
5. The clear, enable, data and address pulse generators have the following characteristics:  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_p = 30 \text{ ns}$ ,  $\text{PRR} \leq 1.0 \text{ MHz}$ ,  $t_{p(ENABLE)} = 17 \text{ ns}$ ,  $t_{p(DATA)} = 22 \text{ ns}$ ,  $t_{p(ADDRESS)} = 47 \text{ ns}$ ,  $t_{\text{setup}} = 17 \text{ ns}$ ,  $t_{\text{HOLD}} = 15 \text{ ns}$ .
6. Terminal conditions (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.7 \text{ V}$ , or open).

# 54LS259


## WAVEFORMS

TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH



OTHER CONDITIONS:  $\overline{CLR} = H$ , A, B, C = STABLE


SETUP AND HOLD TIME, DATA TO ENABLE



OTHER CONDITIONS:  $\overline{CLR} = H$ , (A, B, C) = STABLE


TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT

OUTPUT




OTHER CONDITIONS:  $\overline{E} = L$ ,  $\overline{CLR} = H$ , (A, B, C) = STABLE

TURN-ON DELAY, CLEAR TO OUTPUT




OTHER CONDITIONS:  $\overline{E} = H$

TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT



OTHER CONDITIONS:  $\overline{E} = L$ ,  $\overline{CLR} = L$ , D = H

SETUP TIME, ADDRESS TO ENABLE  
(SEE NOTES 1 AND 2)



OTHER CONDITIONS:  $\overline{CLR} = H$

### NOTES:

1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.

# 54LS259

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
	Static Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical “1” Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = – 0.4 mA, V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.7 V, D & CLR = 2.0 V, E = (See Note 1).
V <sub>OL</sub>	Logical “0” Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IL</sub> = 0.7 V, V <sub>IH</sub> = 2.0 V, CLR = 2.0 V, D = 0.7 V, E = (See Note 1).
V <sub>IC</sub>	Input Clamping Voltage		– 1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = – 18 mA, other inputs are GND.
I <sub>IL</sub>	Logical “0” Input Current	– 0.12	– 0.36	– 0.12	– 0.36	– 0.12	– 0.36	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open.
I <sub>IL</sub>	Logical “0” Input Current	– 0.005	– 0.72	– 0.005	– 0.72	– 0.005	– 0.72	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN(E)</sub> = 0.4 V, other inputs are open.
I <sub>IH</sub>	Logical “1” Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V.
I <sub>IHH</sub>	Logical “1” Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V.
I <sub>OS</sub>	Output Short Circuit Current	– 15	– 100	– 15	– 100	– 100	– 15	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V or GND, D & CLR = 5.0 V, E = GND, V <sub>OUT</sub> = GND.
I <sub>CC</sub>	Power Supply Current Off		36		36		36	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (all inputs).
V <sub>IH</sub>	Logical “1” Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical “0” Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
		Subgroup 7		Subgroup 8A		Subgroup 8B			
	Functional Tests								per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4, V <sub>INH</sub> = 2.5 V.

## NOTE:

1. Apply a 3.0 V, 0 V, 3.0 V momentary pulse 500 ns minimum prior to measurement.

# 54LS259

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
	Static Parameters:	+ 25°C		+ 125°C		– 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub> t <sub>PHL1</sub>	Propagation Delay CLR to Q <sub>N</sub>	3.0	32 27	3.0	42 37	3.0	42 37	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL2</sub> t <sub>PHL2</sub>	Propagation Delay D to Q <sub>N</sub>	3.0	26 21	3.0	34 29	3.0	34 29	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH2</sub> t <sub>PLH2</sub>	Propagation Delay D to Q <sub>N</sub>	3.0	37 32	3.0	48 43	3.0	48 43	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL3</sub> t <sub>PHL3</sub>	Propagation Delay A, B, C to Q <sub>N</sub>	3.0	34 29	3.0	44 39	3.0	44 39	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH3</sub> t <sub>PLH3</sub>	Propagation Delay A, B, C to Q <sub>N</sub>	3.0	43 38	3.0	56 51	3.0	56 51	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL4</sub> t <sub>PHL4</sub>	Propagation Delay E to Q <sub>N</sub>	3.0	29 24	3.0	38 33	3.0	38 33	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH4</sub> t <sub>PLH4</sub>	Propagation Delay E to Q <sub>N</sub>	3.0	39 35	3.0	52 47	3.0	52 47	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.