Intel® StrongARM* SA-1110 Microprocessor

Specification Update

April 2001

Notice: The SA-1110 may contain design defects or errors known as errata. Characterized errata that may cause the SA-1110's behavior to deviate from published specifications are documented in this specification update.

intal

Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The SA-1110 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 2001

*Other brands and names are the property of their respective owners.

Revision History

 \mathbf{T}

 $\overline{}$

Preface

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

Affected Documents/Related Documents

Nomenclature

Errata are design defects or errors. These may cause the published (component, board, system) behavior to deviate from published specifications. Hardware and software designed to be used with any component, board, and system must consider all errata documented.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note: Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).

Summary Table of Changes

The following table indicates the errata, specification changes, specification clarifications, or documentation changes which apply to the SA-1110 microprocessor. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

Codes Used in Summary Table

Stepping

Page

Status

Row

Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document.

Errata (Sheet 1 of 2)

int_{el}

Errata (Sheet 2 of 2)

Specification Changes

 $\overline{1}$ $\overline{1}$

 $\overline{1}$ $\overline{1}$ $\overline{1}$

 $\overline{1}$

 $\overline{1}$

 $\overline{1}$

Specification Clarifications

Documentation Changes (Sheet 1 of 4)

 $\mathsf I$ $\overline{1}$ $\mathbf I$

 $\begin{array}{c} \rule{0pt}{2.5ex} \rule{0$

 \mathbf{I}

 $\overline{1}$

 \mathbf{I}

 $\overline{1}$

 $\begin{array}{c} \hline \end{array}$

 $\overline{}$

 $\begin{array}{c} \hline \end{array}$

 $\overline{}$

Documentation Changes (Sheet 2 of 4)

 $\bar{\mathbf{I}}$

 \mathbf{I}

 $\mathsf I$ $\overline{1}$

 $\bar{\mathbf{I}}$ $\overline{1}$

 $\overline{1}$

 $\overline{}$ $\overline{1}$ $\overline{1}$

Documentation Changes (Sheet 3 of 4)

 $\overline{1}$

 $\begin{array}{c} \hline \end{array}$

 $\begin{array}{c} \hline \end{array}$ $\begin{array}{c} \hline \end{array}$ $\begin{array}{c} \rule{0pt}{2ex} \rule{0pt}{$ $\overline{1}$ $\overline{1}$

 \mathbf{I}

 $\begin{array}{c} \hline \end{array}$

 $\begin{array}{c} \rule{0pt}{2ex} \rule{0pt}{$

 $\mathsf I$

 $\overline{}$

 $\mathbf I$ \mathbf{I}

 $\overline{1}$ $\begin{array}{c} \rule{0pt}{2.5ex} \rule{0$

Documentation Changes (Sheet 4 of 4)

Identification Information

Markings

 $\mathsf I$ $\overline{1}$

NOTES:

1. This device can no longer be ordered.

2. This value may be read from the ID register Register 0

 $\overline{}$

 $\begin{array}{c} \rule{0pt}{2ex} \rule{0pt}{$

Errata

Affected Step: A0

10. Data Contention Caused by Hardware, Software, or Watchdog Reset During SDRAM/SMROM Reads

Problem: If a SA-1110 hardware, software, or watchdog reset occurs while SDRAM/SMROM is executing a read command, the SA-1110 de-asserts all control pins: SDCKE 1:0, SDCLK 2:0, nCS 3:0, nRAS/ nSDCS 3:0, nSDRAS, nSDCAS, nWE, nOE, and nCAS/DQM 3:0. This correctly prevents new commands from being started. But, because SDCKE 1:0 and SDCLK 2:0 are de-asserted within a few cycles of the last read command, that read may not complete. Instead, SDRAM/SMROM may continue to drive D 31:0 during reset assertion and after reset de-assertion: until a few cycles after SDCKE 1:0 and SDCLK 2:0 are asserted again and the final read data is driven. This continuous D 31:0 drive by SDRAM/SMROM may contend with read data from other memory devices or write data from the SA-1110 itself.

Workarounds (2)

for Hardware

- **Reset:** Use the following workarounds for a hardware reset:
	- 1. Do not use hardware reset after the initial power-on hardware reset.
	- 2. During each assertion of the SA-1110's hardware reset pin (nRESET=0), temporarily remove power from SDRAM/SMROM VDD and VDDQ pins.

Workaround

for Software

- **Reset:** Prior to executing a software reset, all outstanding SDRAM and SMROM transfers must be allowed to complete and the banks must be disabled via writes to the MDCNFG and SMCNFG registers.
	- 1. If burst reads from SMROM are not already enabled, enable them without changing the number of row address bits, CAS latency, or RAS latency.
		- a. Write MDCAS00, MDCAS01, and MDCAS02 with their present number of leads 1's, but filled through the 96th bit with the 2-bit repeating pattern of 0 followed by 1 (see Section 10.2.3.2 for explanation).
		- b. Force a mode register set (MRS) command by writing SMCNFG with its present value. The MRS configures the SMROMs' internal mode registers for a burst length of eight.
	- 2. If the instruction cache is not already enabled, enable it by setting bit 12 of the coprocessor 15 control register (see Chapter 5 and Chapter 6). This causes subsequent fetches to be performed as 8-word bursts.
	- 3. Align the store instruction which alters SMCNFG to an 8-word address boundary. Locate the store instructions that alter MDCNFG and RSRR at the subsequent two addresses. Aligning these three instructions to the start of a cache line ensures that they are fetched together and executed prior to any other SMROM read.

Workaround

for Watchdog

- **Reset:** Do not use watchdog reset. The combination of watchdog interrupt and software reset may be used instead of watchdog reset.
- **Status:** Fixed

14. Failure on Sleep Request During Variable Latency I/O to Perform SDRAM Self-Refresh and Enter Sleep

- **Problem:** If the memory controller receives a request to enter sleep mode during a variable latency I/O (VLIO) transfer, the SA-1110 may fail to put SDRAM into self-refresh (with SLFRSH command) and fail to enter sleep mode. In this case the corresponding VLIO chip select (nCS[3, 4, or 5]) and byte enables (nCAS/DQM[3:0]) may remain asserted indefinitely. This problem applies to sleep entry requests initiated by either software or a power supply fault.
- **Affected Step:** A0, B0, B1, B2, Fixed on B4
- **Workaround:** Initiate SDRAM self-refresh and sleep mode only by software, not BATT_FAULT=1 or VDD_FAULT=1 power supply fault. Prior to entering sleep disable CBR refresh, force all SDRAM into self-refresh, disable all SDRAM banks, clear self-refresh, and clear SDRAM clock enable. The following software sequence must be fully contained in the instruction cache before execution. Also, all sources of interrupt and DMA activity must be stopped before execution of the software sequence. After step 5 of this sequence is complete, BATT_FAULT=1 or VDD_FAULT=1 may be used to enter sleep (instead of step 6) and/or subsequently to maintain sleep mode.
	- 1. Write Static Memory Control Register(s) to clear the RT field(s) ($MSCx:RT = 0$) for any bank(s) that were configured for VLIO.
	- 2. Write the DRAM Refresh Control Register to clear the DRI field (MDREFR[15:4]=0), while maintaining all other bits at their current values.
	- 3. Write the DRAM Refresh Control Register to set the SLFRSH bit (MDREFR[31] = 1), while maintaining all other bits at their current values.
	- 4. Write the DRAM Configuration Register to clear the DE bits (MDCNFG[17,16,1,0] = 0): any or all other MDCNFG bits may also be cleared.
	- 5. Write the DRAM Refresh Control Register to clear the SLFRSH bit (MDREFR[31] = 0), and clear the E1PIN bit (MDREFR[20] = 0), while maintaining all other bits at their current values
	- 6. Write the Power Manager Control Register to set the SF bit (PMCR[0]=1).
- **Status:** Fixed

15. Failure on Sleep Request During CBR Refreshes to Perform SDRAM Self- Refresh Prior to Entering Sleep

- **Problem:** When the memory controller receives a request to enter sleep mode during a SDRAM/DRAM CBR refresh, the SA-1110 may fail to put SDRAM into self-refresh (with SLFRSH command) prior to entering sleep mode. Sleep mode is entered. This problem applies to sleep entry requests initiated by either software or a power supply fault.
- **Affected Step:** A0, B0, B1, B2, Fixed on B4
- **Workaround:** Initiate SDRAM self-refresh and sleep mode only by software, not BATT_FAULT=1 or VDD FAULT=1 power supply fault. Prior to entering sleep disable CBR refresh, force all SDRAM into self-refresh, disable all SDRAM banks, clear self-refresh, and clear SDRAM clock enable. The following software sequence must be fully contained in the instruction cache before execution. Also, all sources of interrupt and DMA activity must be stopped before execution of the software sequence. After step 5 of this sequence is complete, BATT_FAULT=1 or VDD FAULT=1 may be used to enter sleep (instead of step 6) and/or subsequently to maintain sleep mode.
	- 1. Write Static Memory Control Register(s) to clear the RT field(s) (MSCx:RT = 0) for any bank(s) that were configured for VLIO.

- 2. Write the DRAM Refresh Control Register to clear the DRI field (MDREFR[15:4]=0), while maintaining all other bits at their current values.
- 3. Write the DRAM Refresh Control Register to set the SLFRSH bit (MDREFR[31] = 1), while maintaining all other bits at their current values.
- 4. Write the DRAM Configuration Register to clear the DE bits (MDCNFG[17,16,1,0] = 0): any or all other MDCNFG bits may also be cleared.
- 5. Write the DRAM Refresh Control Register to clear the SLFRSH bit (MDREFR[31] = 0), and clear the E1PIN bit (MDREFR[20] = 0), while maintaining all other bits at their current values
- 6. Write the Power Manager Control Register to set the SF bit (PMCR[0]=1).

Status: Fixed

16. Erroneous SDRAM Power-Down-Exit and Power-Down Following Self- Refresh and Sleep Entry

- **Problem:** If the memory controller receives a request to enter sleep mode while any SDRAM banks are enabled, and SDRAM are properly put into self-refresh (with SLFRSH command), and sleep mode is properly entered, the SA-1110 may subsequently perform erroneous SDRAM Power-Down-Exit (PWRDNX) and Power-Down (PWRDN) commands. The PWRDNX command erroneously takes SDRAM out of self-refresh. The PWRDN command returns SDRAM to a low power state, but leaves it without CBR or self-refresh throughout sleep. This problem applies to sleep entry requests initiated by either software or a power supply fault.
- **Affected Step:** B2, Fixed on B4
- **Workaround:** Initiate SDRAM self-refresh and sleep mode only by software, not BATT_FAULT=1 or VDD FAULT=1 power supply fault. Prior to entering sleep disable CBR refresh, force all SDRAM into self-refresh, disable all SDRAM banks, clear self-refresh, and clear SDRAM clock enable. The following software sequence must be fully contained in the instruction cache before execution. Also, all sources of interrupt and DMA activity must be stopped before execution of the software sequence. After step 5 of this sequence is complete, BATT_FAULT=1 or VDD_FAULT=1 may be used to enter sleep (instead of step 6) and/or subsequently to maintain sleep mode.
	- 1. Write Static Memory Control Register(s) to clear the RT field(s) ($MSCx:RT = 0$) for any bank(s) that were configured for VLIO.
	- 2. Write the DRAM Refresh Control Register to clear the DRI field (MDREFR[15:4]=0), while maintaining all other bits at their current values.
	- 3. Write the DRAM Refresh Control Register to set the SLFRSH bit (MDREFR[31] = 1), while maintaining all other bits at their current values.
	- 4. Write the DRAM Configuration Register to clear the DE bits (MDCNFG[17,16,1,0] = 0): any or all other MDCNFG bits may also be cleared.
	- 5. Write the DRAM Refresh Control Register to clear the SLFRSH bit (MDREFR[31] = 0), and clear the E1PIN bit (MDREFR[20] = 0), while maintaining all other bits at their current values.
	- 6. Write the Power Manager Control Register to set the SF bit (PMCR[0]=1).

Status: Fixed

 $\mathbf I$

17. Corruption of Internal Register Reads/Writes Following Reads from SDRAM on 16-bit Data Busses at Full Memory Clock Frequency

Problem: If a read from SDRAM on a 16-bit data bus (MDCNFG:DWID0=1 or MDCNFG:DWID2=1) running at full memory clock frequency (MDREFR:K1DB2=0 or MDREFR:K2DB2=0, respectively) is immediately followed by a core read/write from/to an internal register other than memory controller registers, the register read/write data may be corrupted.

Affected Step: A0, B0, B1, B2, B4, and B5

Workaround: Configure all SDRAM for 32-bit data busses (MDCNFG:DWID0=MDCNFG:DWID2=0) or configure all SDRAM to run at half-memory clock frequency (MDREFR:K1DB2=MDREFR:K2DB2=1).

Status: No Fix

18. Failure on Sleep Request During SDRAM Read/Write Bursts to Precharge SDRAM Row Prior to Performing SDRAM Self-Refresh and Entering Sleep

- **Problem:** When the memory controller receives a request to enter sleep mode during a burst read or write with SDRAM, the SA-1110 may fail to precharge the currently active SDRAM row prior to putting SDRAM into self-refresh (with SLFRSH command) and entering sleep mode. Because it is an illegal SDRAM operation to attempt self-refresh while a row is active, the resulting SDRAM behavior is indeterminate. However, the SA-1110 enters sleep mode. This problem applies to sleep entry requests initiated by either software or a power supply fault.
- **Affected Step:** A0, B0, B1, B2, Fixed on B4
- **Workaround:** Initiate SDRAM self-refresh and sleep mode only by software, not BATT_FAULT=1 or VDD FAULT=1 power supply fault. Prior to entering sleep disable CBR refresh, force all SDRAM into self-refresh, disable all SDRAM banks, clear self-refresh, and clear SDRAM clock enable. The following software sequence must be fully contained in the instruction cache before execution. Also, all sources of interrupt and DMA activity must be stopped before execution of the software sequence. After step 5 of this sequence is complete, BATT FAULT=1 or VDD FAULT=1 may be used to enter sleep (instead of step 6) and/or subsequently to maintain sleep mode.
	- 1. Write Static Memory Control Register(s) to clear the RT field(s) ($MSCx:RT = 0$) for any bank(s) that were configured for VLIO.
	- 2. Write the DRAM Refresh Control Register to clear the DRI field (MDREFR[15:4]=0), while maintaining all other bits at their current values.
	- 3. Write the DRAM Refresh Control Register to set the SLFRSH bit (MDREFR[31] = 1), while maintaining all other bits at their current values.
	- 4. Write the DRAM Configuration Register to clear the DE bits (MDCNFG[17,16,1,0] = 0): any or all other MDCNFG bits may also be cleared.
	- 5. Write the DRAM Refresh Control Register to clear the SLFRSH bit (MDREFR[31] = 0), and clear the E1PIN bit (MDREFR[20] = 0), while maintaining all other bits at their current values
	- 6. Write the Power Manager Control Register to set the SF bit (PMCR[0]=1).
- **Status:** Fixed

19. Failure to Reset UDC OUT Data Packet Toggle Checking to DATA0 on Endpoint 1 After a Sequence of Setting/Clearing Force Stall Bit (UDCCS1:FST) and Clearing Sent Stall Bit (UDCCS1:SST)

Problem: When the UDC receives a command from the host (for example the ClearFeature(HALT) command) which requires the endpoint to reset its data packet toggle flag to DATA0 so that when

the host sends the next data packet to Endpoint 1, the UDC should expect the data packet to be of type DATA0. The UDC fails to reset its data packet toggle flag to DATA0 (and actually leaves it in its current state) after executing the proper sequence of setting the Force Stall Bit (UDCCS1:FST), clearing the Force Stall Bit, and then clearing the Sent Stall Bit (UDCCS1:SST).

Affected Step: A0, B0, B1, B2, Fixed on B4

Workaround: None.

Status: Fixed

20. Failure to Reset UDC IN Data Packet Toggle Generation to DATA0 on Endpoint 2 After a Sequence of Setting/Clearing Force Stall Bit (UDCCS2:FST) and Clearing Sent Stall Bit (UDCCS2:SST)

Problem: When the UDC receives a command from the host (for example the ClearFeature(HALT) command), it requires the endpoint to reset its data packet toggle flag to DATA0. Therefore, the next data packet sent from Endpoint 2 to the host, must be of type DATA0. The UDC fails to reset its data packet toggle flag to DATA0 (and actually sets it to DATA1) after executing the proper sequence of setting the Force Stall Bit (UDCCS2:FST), clearing the Force Stall Bit, and then clearing the Sent Stall Bit (UDCCS2:SST).

Affected Step: A0, B0, B1, Fixed on B4

Workaround: None.

Status: Fixed

21. Failure of Synchronous Serial Port (SSP) Receiver Overrun Status Bit to Generate Interrupt Request

- **Problem:** Non-maskable interrupt is not generated when the Receiver Overrun (ROR) status bit is set in the SSP status register. In addition, the ROR bit is set when data is placed in the ninth entry of the 12 entry receive FIFO.
- **Affected Step:** A0, B0, B1, B2, B4, and B5
	- **Workaround:** The SSP Status Register ROR bit can be polled to determine if a receiver overrun has occurred. Software must detect if there was missing data due to an overrun. This can be accomplished by methods such as counting data packets, or adding a CRC packet, or implementing a checksum algorithm.

Status: Eval

 \mathbf{I}

 \mathbf{I}

22. LCD Controller Fails to Operate Correctly Following Reconfiguration

- **Problem:** If the LCD Controller is configured and enabled following a reset event, and is subsequently disabled and reconfigured for different display characteristics, unpredictable behavior may result when the LCD controller is re-enabled.
- **Affected Step:** A0, B0, B1, B2, B4, and B5

Workaround: Configure and enable the LCD Controller only one time after a reset event.

Status: No Fix

23. Misaligned Word Accesses with 16-Bit Data Bus May Produce Incorrect Data

Problem: If a misaligned word (32-bit) access is attempted with the data bus configured for 16-bit operation, address bus bit 1 does not toggle as required to support the access. Additionally, the data bytes being transferred may be erroneously swapped.

 $\overline{1}$

 $\begin{array}{c} \rule{0pt}{2ex} \rule{0pt}{$

 $\overline{}$

 $\overline{}$

 $\overline{1}$

Affected Step: A0, B0, B1, B2, B4, and B5

Workaround: At least a 32 µsec delay is needed for the values to propagate through the RTC logic before the stored value can be read back correctly. You may generate this delay by performing multiple reads, but only using the result of the last read.

Status: No fix.

28. Incorrect Address Decode in USB Controller

Problem: Generally, SA-1110 USB functionality is limited to a USB bus with a maximum of two USB devices, this bus would include the SA-1110 USB device. Alternately, there may be three or more USB devices on the bus if the SA-1110 USB device is assigned address 0x4. The following paragraphs explain in detail this environment.

> The SA-1110 USB controller may incorrectly decode an address on the bus causing one of these problems:

- 1. USB Port responds to the wrong address
- 2. USB Port accepts data to the wrong address
- 3. Port may freeze because of various address and endpoint combinations on the bus

SA-1110 USB Port Responds to the Wrong Address

There are two conditions where the SA-1110 USB Port responds to an incorrect address:

- 1. Three or more devices and hubs in a system when the SA-1110 device is assigned to address 0x4
- 2. Three or more devices in a system when the SA-1110 device is assigned to an address other than 0x4

The SA-1110 USB functions properly when it is the only device in a system or with only one other device. In this case the SA-1110 USB device did not fail in laboratory tests. The following paragraphs explain what happens when an SA-1110 USB device is in a system with two or more other USB devices.

If an SA-1110 device is assigned to address 0x4, the error was not duplicated in the lab. However, if these conditions occur:

- An installed SA-1110 USB device is disconnected from your system,
- Another USB device is connected, and
- The SA-1110 USB device is re-connected.

Then the SA-1110 USB device will fail because it is no longer assigned to address 0x4.

After the SA-1110 USB device is disconnected, the host frees-up address 0x4 and it is assigned to the next device plugged into the system. If the SA-1110 device is simply disconnected and reconnected without disconnecting or connecting any other USB devices, the host again assigns address 0x4 to the SA-1110 device and the error does not occur.

If the SA-1110 USB device is not assigned to address 0x4, an error will occur. If the SA-1110 USB device is connected after address 0x4 has been assigned to another USB device, the failure occurs immediately. If the SA-1110 USB device is connected before address 0x4 has been assigned, no failure occurs unless the SA-1110 USB device is disconnected and re-connected. Hence, the major problem is when another device is assigned to address 0x4 in a system before the SA-1110 device is assigned an address.

Other address and endpoint combinations cause the SA-1110 USB device to incorrectly respond, thereby causing contention on the USB Bus. The table below shows some of the more likely combinations that cause an incorrect response. If the SA-1110 USB device is assigned to the address in the SA-1110 Device column and there is an access to the address and endpoint combination shown in the Other Devices column, the SA-1110 USB device incorrectly responds.

Other Devices			SA-1110 Device	
Address	Endpoint	crc	address	endpoint
0x0F	0x0	0x03	0x00	0x1
0x04	0x0	0x05	0x00	0x2
0x0B	0x0	0x04	0x00	0x2
0x02	0x1	0x03	0x08	0x1
0x0D	0x1	0x02	0x08	0x1
0x06	0x1	0x04	0x08	0x2
0x09	0x1	0x05	0x08	0x2

Other SA-1110 Erroneous Response Cases

USB Port Accepts Data to the Wrong Address

A few cases exist where the SA-1110 USB device incorrectly decodes an address and incorrectly accepts data that was intended for another USB device. This error only occurs during an OUT transaction, and could cause data corruption to the SA-1110 USB device. All of these cases occur when a particular address, endpoint, and CRC combination is incorrectly compared (by the SA-1110 USB) to the address assigned to the SA-1110 USB device and endpoint 0x1. The table below shows some of the address, endpoint, and CRC combinations that cause this error.

Some Addresses that cause the SA-1110 to Accept Bad Data

The first two rows in the table above occur only with 16 or fewer devices in a system and where the SA-1110 USB device is assigned to address 0x8 and an OUT transaction occurs to address 0x2 or address 0xD at endpoint 0x1. The third row in the table above occurs only if 15 or more devices and hubs are in a system and where an OUT transaction occurs to address 0xF at endpoint 0 while the SA-1110 USB device has just been reset and does not yet have an address assigned. While these cases are rare and depend on the number of devices in the system as well as the type of transaction and the address being accessed, the error occurs if these conditions are met.

The SA-1110 USB Controller Freezes and Recovers

As with condition 1 and 2, condition 2 occurs when the SA-1110 USB device incorrectly decodes an address. In this case, however, the decode does not include an endpoint for the SA-1110 USB device. When this happens the SA-1110 USB device does not try to respond, rather it freezes while

waiting for more data to decode for a valid endpoint. This error, while frequently occurring, recovers as soon as a valid address, endpoint, and CRC combination are seen on the bus. The table below shows all of the combinations that cause the SA-1110 USB device to freeze when as many as 16 USB devices are in a system.

Addresses That Cause the SA-1110 USB Controller to Freeze

I

While laboratory tests have shown this error will recover, it has not been fully characterized. It is suspected that either an SOF or EOP for another USB device causes the SA-1110 USB device to recover. However, in some cases an ACK to another address also helped the SA-1110 USB device recover. Since a wide variety of circumstances caused the SA-1110 USB device to easily recover, thorough testing was not done to find all recovery cases.

Affected Step: A0, B0, B1, B2, and B4

Workaround: None

Status: Fixed in B5

29. USB Controller Endpoint 2 (IN) Transmits Incorrect Data

Problem: If the SA-1110 system uses so much memory bandwidth that the USB transmit FIFO can underrun, the USB controller may transmit incorrect data to the host with no indication an error occurred. During normal operation, the USB controller requests data be put into the Endpoint 2 FIFO. This data is then transmitted to the host after the host sends an IN command. Between the core or DMA putting a data byte into the transmit FIFO and the serial shifter beginning a byte transmission, the SA-1110 can transmit an old byte. There is no indication an underrun or CRC error occurred during this transfer. This condition causes the host to use corrupt data without the USB controller or the host reporting an error. Using a checksum on the entire data transfer is only software recovery from this condition.

Affected Step: A0, B0, B1, B2, and B4

Workaround: To prevent the FIFO from being starved for data, allow enough bandwidth in the system for the core or DMA to service the USB endpoint 2 FIFO.

> Alternatively, a software checksum can be used for the entire data transfer to indicate any incorrect data that may have been transferred.

Status: Fixed in B5 – To activate the fix you must set UDCCR Bit-7 to one each time that the SA-1110 is booted, i.e., you must add this fix to the SA-1110's USB initialization code.

Note: UDCCR Bit-7 is "reserved" in A0, B0, B1, B2, B4.

Specification Changes

1. SDLC Feature

The SDLC feature is not available in this release of the product.

2. SDLC Feature Not Supported

Effective January 2000, the SDLC feature is not supported by the SA-1110 device.

3. Modifications in SDRAM/SMROM Data Input Hold Time

Table 13-3 of the *Intel StrongARM SA-1110 Microprocessor Developer's Manual* and its underlying Note 1 have been changed. Specifically, the Tsdih guidelines for 133 MHz SA-1110 microprocessors using SDRAM or SMROM at 66 MHz have changed. Also, the Tsdih guidelines for 206 MHz SA-1110 microprocessors using SDRAM or SMROM at frequencies less than 103 MHz have also been changed.

Most significantly, for 133 MHz SA-1110 microprocessors with a 66 MHz SDRAM/SMROM clock, the specified read data latching mode has changed from delayed to non-delayed. The MDCASxx registers need to be programmed accordingly. Also, the Table 13-3 Note 2 technique of serpentine SDCLK routing delay must not be used with 133 MHz SA-1110 microprocessors.

For 206 MHz SA-1110 microprocessors using an SDRAM/SMROM clock frequency of less than 103 MHz, there are four options:

- Confirm that the system design satisfies the new Tsdih guidelines (see Table 13-3).
- Carefully use the Table 13-3 Note 2 technique to adjust the system design so that it satisfies the new Tsdih guidelines.
- Set MDREFR:KnDB2=1 to divide the SDRAM/SMROM clock frequency by two and automatically use non-delayed read data latching.
- Change the CPU frequency such that the new Tsdih guidelines are satisfied at the non-divided SDRAM/SMROM clock frequency.

4. DC Operating Conditions: Section 12.2

The new parameters for Table 12-2:

- Changed the Minimum for Vihc from 0.8 X VDDX to 2.4
- Removed 1 from ESD Nominal
- Added 1000 V to ESD Maximum

5. Power Supply Voltages and Currents: Section 12.3

The new parameters for the AC and AD version of the device are:

- Maximum Run Mode Power changed from TBD to 500 mW
- Typical Run Mode Power changed from 240 mW to 200 mW
- Maximum Idle Mode Power changed from TBD to 100 mW

 \mathbf{I}

 $\overline{1}$

intel

• Maximum Sleep Mode Current changed from 65 to 75 uA

The new parameters for the BC and BD version of the device are:

- Maximum Run Mode Power changed from TBD to 1000 mW
- Typical Run Mode Power changed from 400 mW to 350 mW
- Maximum Idle Mode Power changed from TBD to 200 mW
- Vddi Max changed from 1.93 V to 2.10 V
- Vddi Min changed from 1.58 V to 1.65 V

Specification Clarifications

None for this revision of this specification update.

Documentation Changes

1. GPCLK Control Register 1: Section 11.9.3

Add the following Note just under the second paragraph of this subsection:

Note: A question mark (?) signifies that the Reset value of that bit is undefined when the processor has completed its reset cycle.

2. HSSP Data Register: Section 11.10.9

Add the following Note at the end of the fourth paragraph of this subsection:

Note: A question mark (?) signifies that the Reset value of that bit is undefined when the processor has completed its reset cycle.

3. Receiver Overrun Flag (ROR) (read-only, noninterruptible): Section 11.11.8.6

Add the following Note just under the second paragraph of this subsection:

Note: A question mark (?) signifies that the Reset value of that bit is undefined when the processor has completed its reset cycle.

4. External Clock Prescaler (ECP): Section 11.12.3.11

Add the following Note just under the second paragraph of this subsection:

Note: A question mark (?) signifies that the Reset value of that bit is undefined when the processor has completed its reset cycle.

Replace table header with the following:

"MCP Control Register 0: MCCR0"

In the table, Bits 16–23 are replicated twice; once on page 11-138 and on page 11-139. Delete page 11-139.

5. USB Operation: Section 11.8

Change footnote on this page to:

"Access the most recent revision of the Universal Serial Bus Specification via the World Wide Web at http://www.usb.org/."

6. Packet Formats: Section 11.8.1.5

Replace the paragraph just above Figure 11-17 with the following:
"A start–of–frame (SOF) is a special type of token packet that is issued by the host once every 1 ms. The SOF packets consist of a sync, a PID, a frame number (which is incremented after each frame is transmitted), and a CRC5 field, as shown in Figure 11-17. Even though the UDC on the SA-1110 does not make use of the frame number field, the presence of the SOF packets every 1ms prevents the UDC from entering suspend mode."

Replace Figure 11-17 figure title with the following:

"SOF Token Packet Format"

Replace the paragraph just above Figure 11-18 with the following:

"Data packets follow token packets, and are used to transmit data between the host and UDC. The two types of data packets as specified by the PID are: DATA0 and DATA1. These two types provide a mechanism to guarantee data sequence synchronization between the transmitter and receiver across multiple transactions. During the handshake phase, both communicate and agree which data token type to transmit first. For each subsequent packet transmitted, the data packet type is toggled (DATA0, DATA1, DATA0, and so on). A data packet consists of a sync, a PID, from 0 to 256 bytes of data, and a CRC16 field, as shown in the Figure 11-18."

Replace Figure 11-18 with the following:

7. UDC Data Register: Section 11.8.12

Replace the text for this section with the following:

"The UDC data register (UDCDR) is an 8–bit register corresponding to both the top and bottom entries of the transmit and receive FIFOs, respectively. The UDC receive logic places data into the top of the receive FIFO. The data is transferred down the FIFO to the lowest location that is empty. When the UDCDR is read, the bottom entry of the 8-bit receive FIFO is accessed. After the read, the bottom FIFO entry is invalidated. This causes all FIFO data to automatically transfer down one location.

When the UDCDR is written, the topmost 8-bit transmit FIFO entry is accessed. After a write, the data is automatically transferred down the FIFO to the lowest available location. The UDC transmit logic:

- acquires 8-bit data values from the bottom of the transmit FIFO, one at a time;
- places the data into a serial shifter;
- and transmits this data out via the UDC pins.

Each time a data value is taken from the bottom FIFO entry, the location is invalidated. This causes all data in the FIFO to automatically transfer down one location.

The following table shows the location of the top and bottom of the transmit and receive FIFOs in the UDC data register. Both FIFOs are cleared when the SA-1110 is reset, when zero is written to the UDE, and when the UDD is written to one. After either of these actions takes place, prime the transmit FIFO by writing up to sixteen 8-bit values to the UDCDR before enabling the UDC."

Replace the address header at the top of the table with the following:

"0h80000028"

8. Bit 2 Reserved: Section 11.8.3.3

Change this entire section (including title) to the following:

"Section 11.8.3.3 Resume Interrupt Mask (RESIM)

The resume interrupt mask (RESIM) bit masks or enables the resume interrupt request.

- When RESIM=1, the interrupt is masked. The RESIR bit in the Status/Interrupt Register cannot be set.
- When RESIM=0, the interrupt is enabled. Whenever a resume condition occurs, the RESIR bit is set.

A resume condition occurs after a suspend condition has occurred. A write of a 1 and then a write of a 0 to this bit resets the internal suspend state machine in order that future resume conditions are recognized.

Note: Programming RESIM=1 does not affect the current state of RESIR. It serves only to block future zero–to–one transitions of RESIR.

9. Suspend/Resume Interrupt Mask (SRM): Section 11.8.3.7

Change this entire section (including title) to the following:

"Section 11.8.3.7 Suspend Interrupt Mask (SUSIM)

The suspend interrupt mask (SUSIM) bit masks or enables the suspend interrupt request.

- When SUSIM=1, the interrupt is masked, and the SUSIR bit in the Status/Interrupt Register cannot be set.
- When SUSIM=0, the interrupt is enabled, and whenever a suspend condition occurs, the SUSIR bit is set.
- *Note:* Programming SUSM=1 does not affect the current state of SUSIR. It serves only to block future zero–to–one transitions of SUSIR."

10. Data Cache: Section 1.4.5

The third sentence in the second paragraph has been changed and now appears as follows:

Unlike the main data cache, the minicache implements a least-recently-used (LRU) replacement algorithm.

11. Memory Map: Section 2.4

Added this note to the first and second bullets:

Note: The upper 64MBytes of each 128MByte static bank select cannot be accessed because only 26 bits of the physical address are available on external pins. Attempts to accesses any static bank selects upper 64Mbyte will actually cause an access to that bank selects lower 64MByte, because the missing (27th) physical address bit is ignored.

Added this note below Figure 2-3:

Note: The upper 64MBytes of each 128MByte static bank select cannot be accessed because only 26 bits of the physical address are available on external pins. Attempts to accesses any static bank selects

upper 64Mbyte will actually cause an access to that bank selects lower 64MByte, because the missing (27th) physical address bit is ignored.

12. Coprocessors: Section 3.3

Add this note to the end of section 3.3:

Note: The write buffer must be flushed prior to loading the read buffer in order to maintain coherency between the two buffers. But, if user-mode MCR access is enabled for the read buffer and the flush is attempted while in user mode, an undefined instruction exception will occur. In this case, the exception handler must perform the write buffer flush, then return to user mode to execute the read buffer load. Alternatively, an SWI instruction can be used as a service call to flush the write buffer.

13. Internal Coprocessor Instructions: Section 5.1

Add this note after the first paragraph of section 5.1:

Note: The write buffer must be flushed prior to loading the read buffer in order to maintain coherency between the two buffers. But, if user-mode MCR access is enabled for the read buffer and the flush is attempted while in user mode, an undefined instruction exception will occur. In this case, the exception handler must perform the write buffer flush, then return to user mode to execute the read buffer load. Alternatively, an SWI instruction can be used as a service call to flush the write buffer.

14. Register 7 – Cache Control Operations: Section 5.2.8

Add this note to the end of section 5.2.8:

Note: The write buffer must be flushed prior to loading the read buffer in order to maintain coherency between the two buffers. But, if user-mode MCR access is enabled for the read buffer and the flush is attempted while in user mode, an undefined instruction exception will occur. In this case, the exception handler must perform the write buffer flush, then return to user mode to execute the read buffer load. Alternatively, an SWI instruction can be used as a service call to flush the write buffer.

15. Register 9 – Read-Buffer Operations: Section 5.2.10

Add this note to the end of section 5.2.10:

Note: The write buffer must be flushed prior to loading the read buffer in order to maintain coherency between the two buffers. But, if user-mode MCR access is enabled for the read buffer and the flush is attempted while in user mode, an undefined instruction exception will occur. In this case, the exception handler must perform the write buffer flush, then return to user mode to execute the read buffer load. Alternatively, an SWI instruction can be used as a service call to flush the write buffer.

16. Register 14 – Debug Support (Breakpoints): Section 5.2.13

Added a paragraph immediately preceding the Data Breakpoint Control Register table. The paragraph now appears as follows:

The DBAR, DBVR, DBMR and DBCR registers are Read/Write registers. The IBCR is a Write-Only register.

17. Data Caches (Dcaches): Section 6.2

Removed the second to last sentence in the first paragraph, which was: "Replacements in the minicache use the same round-robin pointer mechanism as in the main data cache." Changed the last sentence in the first paragraph. The first paragraph now appears as follows:

The SA-1110 contains two logically separate data caches: the main data cache and the mini data cache (or minicache). The main data cache, an 8 Kbyte write-back Dcache, has 256 lines of 32 bytes (8words) in a 32-way set-associative organization. It is intended for use during most data accesses. This cache allocates on loads to spaces marked $B=1$ and $C=1$. Replacements in the main data cache are selected according to a set of round-robin pointers. At reset, the pointer in each block of the Dcache points to way zero of each 32-way block. As lines are allocated, the pointers are incremented to the next way of the set. After way 31 is allocated, the next line fill replaces (and copies back to memory, if dirty) the data in way zero. The minicache is a 512-byte write-back cache. It has 16 lines of 32 bytes (8 words) in a two-way set-associative organization and provides an alternate caching structure for dealing with large data structures that could thrash the main data cache. This cache allocates on loads to spaces marked $B=0$ and $C=1$. Unlike the main data cache, the minicache implements a least-recently-used (LRU) replacement algorithm.

18. Writes to a Bufferable and Noncacheable Location (B=1,C=0): Section 6.3.2.2

The second sentence has been changed and a fourth sentence has been added. This section now appears as follows:

If the write buffer is enabled and the processor performs a write to a bufferable but noncacheable location and misses in the Dcaches, the data is placed in the write buffer and the CPU continues execution. The write buffer performs the external write sometime later. Store multiples are **not** merged in the write buffer when $B = 1$, $C = 0$.

19. Unbufferable and Noncacheable Writes (B=0, C=0): Section 6.3.2.3

Renamed this section title from: Unbufferable Writes (B=0).

20. Writes to a Non-Bufferable and Cacheable Location (B=0, C=1): Section 6.3.2.4

Section 6.3.2.4 added. The paragraph for this section appears as follows:

When store multiples occur to a page that is cacheable but not buffereable $(B=0,C=1)$, the write data will be merged into the write buffer and burst writes will occur to memory.

21. Read Buffer (RB): Section 6.4

Changed the third sentence in the first paragraph. The paragraph now appears as follows:

The SA-1110 contains a software-programmable read buffer that can increase the performance of critical loop code by prefetching data. The RB enables the preallocation of read-only data into one of four 32-byte buffers without stalling the pipe. For subsequent loads that hit in the RB, data is sourced from the buffer instead of the Dcaches at a rate of 1 word per core clock (as long as the load address hits in the TLB of the DMMU). Also, because the programmer specifies which entry of the RB is used, critical data can be "locked" in to eliminate bus latency.

22. Read Buffer: Section 6.4

The third sentence in the fifth paragraph has been changed and now appears as follows:

It is possible for a portion of a cache block at a given virtual address to be contained in one RB entry while another portion of the same block is contained in another RB entry.

23. Read Buffer: Section 6.4

Add the following note to the end of this section:

Τ

Note: The Write Buffer must be drained before attempting to load the Read Buffer.

24. Read Buffer: Section 6.4

Replace the note at the end of section 6.4 with:

Note: The write buffer must be flushed prior to loading the read buffer in order to maintain coherency between the two buffers. But, if user-mode MCR access is enabled for the read buffer and the flush is attempted while in user mode, an undefined instruction exception will occur. In this case, the exception handler must perform the write buffer flush, then return to user mode to execute the read buffer load. Alternatively, an SWI instruction can be used as a service call to flush the write buffer.

25. Data Aborts: Section 7.3

Changed first paragraph. It now reads as:

The SA-1110 takes a data abort exception due to: MMU-generated exceptions, accessing reserved memory space.

26. GPIO Pin Output Set Register (GPSR) and Pin Output Clear Register (GPCR): Section 9.1.1.3

Changed the reset values for the GPIO Pin Output Set and Clear Registers (GPSR and GPCR) from undefined to ?. The word Reset was added to the left column in the row that indicates the reset value.

 \mathbf{I}

27. GPIO Alternate Functions: Section 9.1.2

In row GPIO 19 in the Unit column, modify the contents to be Serial Port 4: SSP. This row now appears as follows:

28. Interrupt Controller: Section 9.2

Added the second sentence to the second paragraph, as follows:

The first level of the structure, represented by the interrupt controller IRQ pending register (ICIP) and the interrupt controller FIQ pending register (ICFP) contain the all-enabled and unmasked interrupt sources. The interrupt controller pending register (ICPR) shows both IRQ and FIQ pending interrupts. Interrupts are enabled at their source and unmasked in the interrupt controller mask register (ICMR). The ICIP contains the interrupts that are programmed to generate an IRQ interrupt. The ICFP contains all valid interrupts that are programmed to generate an FIQ interrupt. This routing is programmed via the interrupt controller level register (ICLR).

Made the following changes to Figure 9-2.

- Changed Interrupt Level Register to Interrupt Controller Level Register (ICLR)
- Changed Interrupt Mask Register to Interrupt Controller Mask Register (ICMR)
- Changed Interrupt Pending Register to Interrupt Controller Pending Register (ICPR)
- Changed IRQ Interrupt Pending Register to Interrupt Controller IRQ Pending Register (ICIP) Changed FIQ Interrupt Pending Register to Interrupt Controller FIQ Pending Register (ICFP)

Figure 9-2 now appears as:

 \mathbf{I}

 $\overline{}$

Figure 9-2. Interrupt Controller Block Diagram

29. Interrupt Controller Pending Register (ICPR): Section 9.2.1.1

Fixed the table below to show the DMA controller is the source module for channel service requests 5 through 0.

30. Interrupt Controller FIQ Pending Register (ICFP): Section 9.2.1.2

Changed register address from 0h 90005 0010 to 0h 9005 0010 (removed extra 0 from 90005).

 $\overline{1}$

 $\overline{}$

IP31 IP30 IP29 IP28 IP27 IP26 IP25 IP24 IP23 IP22 IP21 IP20 IP19 IP18 IP17 IP16 IP15 IP14 IP13 IP12 IP11 IP10 IP9 IP8 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0

Reset 0

32. Interrupt Controller Control Register (ICCR): Section 9.2.1.5

Changed reset value for Bit 12 from ? to 0.

 \mathbf{I}

register (RTAR). The RTAR may be programmed with a value to be compared against the counter. RCNR is incremented on each rising edge of the 1-Hz clock. Throughout each 1-Hz clock period RCNR is compared to RTAR. If the values match and the alarm interrupt is enabled, then a status bit is set. This status bit is also routed to the interrupt controller and may be programmed to generate a CPU interrupt.

In the third paragraph, modified the first sentence. The paragraph now appears as follows:

Another status bit is available that is set whenever the 1 Hz clock interrupt occurs. Each status bit may be cleared by writing a one to the status register in the desired bit position. The 1-Hz clock is generated by dividing down the 32.768-kHz crystal oscillator output. This divider logic is programmable to allow the user to trim the counter to adjust for inherent inaccuracies in the crystal frequency. This trimming mechanism permits the user to adjust the RTC to an accuracy of $+/- 5$ seconds per month. The trimming procedure is described later in this section.

Added the following note.

Note: The 32.768 kHz crystal may take 2-10 seconds to stabilize after a hardware reset. The Power Manager Oscillator Status Register (0x9002001c) bit Oscillator OK (bit 0) is set when the 32.768 kHz clock has stabilized after a hardware reset.

34. RTC Counter Register (RCNR): Section 9.3.1

Added this note at the end of section 9.3.1.

Note: When a value is written to the RTC registers RTTR or RCNR registers, the value is stored correctly, but doing a read immediately after the write will read an incorrect value. At least a 32 µsec delay is needed for the values to propagate through the RTC logic before the stored value can be read back correctly. You may generate this delay by performing multiple reads, but only using the result of the last read.

35. RTC Alarm Register (RTAR): Section 9.3.2

Modified the second sentence. The paragraph now appears as follows:

The real-time clock alarm register is a 32-bit register that is readable and writable by the processor. Throughout each 1-Hz clock period, RCNR is compared to RTAR. If the two are equal and the enable bit is set, then the alarm bit in the RTC status register is set. The value in this register is undefined after the assertion of nRESET.

36. RTC Status Register (RTSR): Section 9.3.3

Added this sentence to the end of the first paragraph:

The ALE interrupt enable bit must be set by software to allow the RTC assertion of the AL bit and the RTC alarm interrupt.

37. RTC Status Register (RTSR): Section 9.3.3

Changed the second sentence to read:

The HZE interrupt enable bit must be set by software to allow the RTC assertion of the HZ bit and the 1-Hz interrupt.

38. RTC Status Register (RTSR): Section 9.3.3

Changed AL and HZ bit descriptions.

39. RTC Status Register (RTSR): Section 9.3.3

Added this note at the end of section 9.3.3.

Note: When the AL bit goes high indicating that the alarm has occurred, the alarm interrupt bit (ALE) must first be disabled (by writing a 0 to it) before the AL bit can be cleared (by writing a 0 to it).

40. RTC Trim Register (RTTR): Section 9.3.4

Added this note at the end of section 9.3.4.

Note: When a value is written to the RTC registers RTTR or RCNR registers, the value is stored correctly, but doing a read immediately after the write will read an incorrect value. At least a 32 µsec delay is needed for the values to propagate through the RTC logic before the stored value can be read back correctly. You may generate this delay by performing multiple reads, but only using the result of the last read.

41. Sleep Mode: Section 9.5.3

The second sentence has been changed and now appears as follows:

 \mathbf{I}

 \mathbf{I}

In the transition from run or idle to sleep mode, the SA-1110 performs an orderly shutdown of onchip activity, applies an internal reset to the processor, and then negates the PWR_EN pin indicating to the external system that the VDDI (1.5-V supply) can be driven to zero volts.

42. Transaction Summary: Section 10.1.5

Changed the title of table 10-1 from SA-1110 Transactions to:

Table 10-1. SA-1110 Transactions On 32-Bit Data Buses

43. DRAM Refresh Control Register (MDREFR): Section 10.2.2

Added the following sentence to the end of the first paragraph:

Writes to reserved bits are ignored and reads return zeros.

44. MDCAS Registers with SDRAM and SMROM: Section 10.2.3.2

Replaced the first paragraph with these paragraphs:

See Table 10-3 "Timing Interpretations of Possible SDRAM/SMROM MDCAS Settings" on page 10-20 for a description of possible MDCAS encodings for SDRAM or SMROM. nSDCAS asserts as indicated by the first "1" to "0" transition: similar to the behavior of nCAS/DQM for asynchronous DRAM. But, because the least significant bit of MDCAS goes out on nSDCAS one CPU cycle after the assertion of nRAS/nSDCS, the RAS-to-CAS delay is one CPU cycle greater than the number of leading 1's. Thus, a RAS-to-CAS delay of N memory cycles (2N CPU cycles) corresponds to 2N-1 leading 1's. When using MDREFR: KnDB2=0, the number of leading 1's must be $3, 5, 7, \ldots$ to achieve a RAS-to-CAS delay of $2, 3, 4, \ldots$ SDCLK cycles. When using MDREFR: KnDB2=1, the number of leading 1's must be 3, 7, 11, . . . to achieve a RAS-to-CAS delay of $1, 2, 3, \ldots$ SDCLK cycles.

For SDRAM, nSDCAS remains asserted throughout the burst, regardless of subsequent transitions programmed into MDCAS. For SMROM, nSDCAS is asserted only through the first column address. In either case, subsequent "0" to "1" transitions must be programmed to reference the data input latch delay (MDCNFG:TDL0,2 or SMCNFG:CL0,2) for every beat of the burst. There must be exactly one or two "0" bits between the leading 1's for RAS-to-CAS delay and the next "1". The option of using one such "0" bit is referred to as "non-delayed read data latching" in the Table 13-3 SDRAM/SMROM timing specifications and guidelines. The option of using two such "0" bits, referred to as "delayed read data latching", provides an additional half memory cycle of read data setup time. The latter option is ignored unless MDREFR:KnDB2=0, and is useful under the following common circumstances (evaluated for specific load):

45. Static Memory Control Registers (MSC2 – 0): Section 10.2.4

Added a second paragraph to the description of RTx 1..0 in the register table.

46. SMROM Configuration Register (SMCNFG): Section 10.3

Added the following sentence to the end of the first paragraph:

Writes to reserved bits are ignored and reads return zeros.

47. SDRAM Commands: Section 10.4.4

Changed row PALL under column nCAS/DQM3:0 from 4'b1111 to 4'b0000.

48. 8-, 16-, and 32-Bit Data Bus Operation: Section 10.6.1

This section title has been changed to 8-, 16-, and 32-Bit Data Bus Operation (was previously "32- Bit Data Bus Operation).

49. DMA Device Address Register (DDARn): Section 11.6.1.1

Changed the reset values for bits 31:26 from 0 to ?.

 \mathbf{I}

 $\overline{}$ $\overline{1}$

50. DMA Device Address Register (DDARn): Section 11.6.1.1

The values for the BS column for Serial Port 4 in Table 11-6 have been changed and now appear corrected in the table. The value for the DS 3:0 column for MCP receive (audio) in Table 11-6 has been changed and is now corrected in the table.

Table 11-6 Valid Settings for the DDARn Register

51. DMA Device Address Register (DDARn): Section 11.6.1.1

Corrected Figure 11-2.

52. DMA Control/Status Register (DCSRn): Section 11.6.1.2

Changed DMA control/status register bit-0 from RUNE to RUN and changed the reset value of BIU (Bit 7) from ? to 0.

53. DMA Control/Status Register (DCSRn): Section 11.6.1.2

Add this note to the end of Section 11.6.1.2:

Note: Never clear the BIU bit by writing to DCSR. Clear because this leaves the DMA status register bit BIU (viewed via DCSR_Read) in an undefined state and can only be recovered by reset. Always write 0x7F to DCSR_Clear to clear DCSRn before programming the DMA channel.

54. DMA Control/Status Register (DCSRn): Section 11.6.1.2

Modified the first sentence of the first paragraph. The paragraph now reads as:

DCSR1 - DCSR5 are each a group of three 32-bit read/write registers that contain control and status bits for the channel (refer to Section 11.6.3, "DMA Register List" on page 11-13 for physical addresses and functions of each group). The following figure shows the format for this register; question marks indicate that the values are unknown at reset.

Changed DMA control/status register reset values for the Reserved bits to 0.

55. DMA Buffer A Transfer Count Register (DBTAn): Section 11.6.1.4

Changed the DMA buffer A transfer count register description in the table from transfer count is 8 Kbyte. to transfer count is 8191 bytes.

I

 $\overline{}$

 \mathbf{I}

56. DMA Buffer A Transfer Count Register (DBTAn): Section 11.6.1.4

Changed DMA Buffer A Transfer Count register reset values for the Reserved bits to 0.

57. DMA Buffer B Transfer Count Register (DBTBn): Section 11.6.1.6

Change the DMA buffer B transfer count register description in the table from transfer count is 8 Kbyte. to transfer count is 8191 bytes.

 $\overline{}$

 $\overline{1}$

58. DMA Buffer B Transfer Count Register (DBTBn): Section 11.6.1.6

Changed DMA Buffer B Transfer Count register reset values for the Reserved bits to 0.

59. Frame Buffer: Section 11.7.1.2

In the first table in this section, 0x - 4 bits per pixel has been changed to 00 - 4 bits per pixel. The first table in this section now appears as follows:

Also in this section, changed 254 to 255 in Figure 11-3. The figure now appears as follows:

Figure 11-3. Palette Buffer Format

Documentation Changes

intel

Note: Entries 16 through **255** do not .

exist for 4-, 12- and 16-bit/pixel modes. .

.

. **Big Endian Palette Entry Ordering**

60. Frame Buffer: Section 11.7.1.2 $\overline{1}$

Changed the formula elements from Line(sXColumns) to LinesXColumns.

4 bits/pixel:
$$
FrameBufferSize = 32 + 16 + \left(\frac{LinesXColumns}{2}\right) + (2(nXLines))
$$

 $\overline{1}$

8 bits/pixel: FrameBufferSize = $512 + 16 + (LinesXColumns) + (nXLines)$

12 or 16 bits/pixel: FrameBufferSize = $32 + 16 + 2$ (LinesX Columns)

61. LCD Enable (LEN): Section 11.7.3.1

Modified the seventh sentence of the paragraph. The sentence now reads as:

Completion of the current frame is signalled by the LCD when it sets the LCD disable done (LDD) status within the LCD status register that generates an interrupt request.

62. Passive/Active Display Select (PAS): Section 11.7.3.7

In the third paragraph, the fifth and sixth sentences have been updated with a single sentence so that users can clear GAFR 6:9 in 4- or 8-bit /pixel mode.

Figure 11-9 shows which bits within each frame buffer entry (for 16-bit/pixel mode) and which bits within a selected palette entry (for 4- and 8-bit/pixel mode) are sent to the individual LCD data pins. In active mode, GPIO pins 2..9 are also used. Note that the user must configure GPIO pins 2..5 as outputs (for 4- and 8-bit/pixel mode), and GPIO pins 2..9 as outputs (for 16-bit/pixel mode) by setting the appropriate bits within the GPIO pin direction register (GPDR) and GPIO alternate function register (GAFR). See the General-Purpose I/O section for configuration information. When in 4- or 8-bits/pixel mode, the user should clear GAFR 6:9 to disable the LCD alternate function and, thereby, prevent unpredictable data from being driven onto GPIO 6:9. In general, the user may clear any number of GAFR bits 2..9, to allow the GPIO unit to assume control of unused GPIO pins for normal digital I/O depending on the required number of data pins

63. Passive/Active Display Select (PAS): Section 11.7.3.7

Removed the first sentence in Footnote 1, which was:

GPIO pins 6..0 are grounded by the LCD in this mode.

Also removed Vss from above GPIO9, GPIO8, GPIO7, and GPIO6 in Figure 11-9. Figure 11-9 and Footnote 1 appear as follows:

Figure 11-9. Frame Buffer/Palette Bits Output to LCD Data Pins in Active Mode

1However, if GAFR bit 6..9 are cleared within the system control module, these pins can be used as normal GPIO pins.

64. Double-Pixel Data (DPD) Pin Mode: Section 11.7.3.9

Changed the third sentence to read:

See Table 11-8 "Color/Gray-Scale Intensities and Modulation Rates" on page 11-23 and Figure 11-8 "Frame Buffer/Palette Bits Output to LCD Data Pins in Active Mode" on page 11-29 for a comparison of how the LCD's data pins are used in each of its display modes.

65. Palette DMA Request Delay (PDD): Section 11.7.3.10

Removed last sentence from the third paragraph, which was "Note that writes to reserved bits are ignored and reads returns zeros." The third paragraph now appears as follows:

The following table shows the location of all 10 bit-fields located in LCD control register 0 (LCCR0). The user must program the control bits within all other control registers before setting LEN=1 (a word write can be used to configure LCCR0 while setting LEN after all other control registers have been programmed), and also must disable the LCD controller when changing the state of any control bit within the LCD controller.

66. Palette DMA Request Delay (PDD): Section 11.7.3.10

Changed description of Bits 11:10 from Reserved to LCCR0 and added bit description.

67. Beginning-of-Frame Line Clock Wait Count (BFW): Section 11.7.5.4

Changed the second sentence in the second paragraph for the description of bits 15:10 in the LCD Control Register 2. The bit description now appears as follows:

0.621 LCCR2: LCD Control Register 2 Read/Write

Reset 0

68. Pixel Clock Divider: Section 11.7.6.1

In the second sentence in this section, changed the PCD value from 225 to 255. The second sentence now appears as follows:

PCD can be any value from 1 to 2**5**5 (0 is illegal) and is used to generate a range of pixel clock frequencies from CCLK/6 to CCLK/514 (where CCLK is the programmed frequency of the CPU clock).

69. Output Enable Polarity (OEP): Section 11.7.6.7

In the table describing LCCR3, the value in the description for the PCD row was modified, as indicated in bold. The PCD row now appears as follows:

0h B010 0028 LCCR3: LCD Control Register 3 Read/Write

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

70. DMA Channel 1 Current Address Register: Section 11.7.9

Changed the title bar for the register description from Read/Write to Read Only. The title bar appears as follows:

0h B010 0014 DCAR1: DMA Channel 1 Current Address Register Read Only

71. Output FIFO Underrun Lower Panel Status (OUL) (read only, maskable interrupt): Section 11.7.10

Changed title from read/write to read only.

72. LCD Disable Done Flag: Section 11.7.11.1

Changed paragraph 11.7.11.1 title from LCD Disable Done Flag to LCD Disable Done Status.

Changed the first sentence to:

The LCD disable done (LDD) status is set after the LCD has been disabled and the frame that is active finishes being output to the LCD's data pins.

73. Base Address Update Flag: Section 11.7.11.2

Changed paragraph 11.7.11.2 title from Base Address Update Flag (BAU) (read-only, maskable interrupt) to Base Address Update Status (BAU) (read/write, maskable interrupt).

Changed the first sentence to:

The base address update status (BAU) is a read/write status bit that is set after the contents of the DMA base address register 1 are transferred to the DMA current Address register 1 and is cleared when it is written to a 1.

Changed the last two sentences to:

When dual-panel mode is enabled (SDS=1), both DMA channels are enabled, and BAU is set only after both channels' base address registers are transferred to their corresponding current address registers (1 and 2).

74. Output FIFO Underrun Upper Panel Status (OUU) (read/write, maskable interrupt): Section 11.7.11.12

Changed the reset value (bolded) and the name of bit 0 in the register table to match the name used in the description (LDD).

0h B010 0004 LCSR: LCD Status Register Read/Write and Read-Only

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

OUU OOU <u>P</u> OOL \equiv **IOU IUL IOL ABC BER BAU LDD** Reset 0 **0**

 \mathbf{I}

75. Output FIFO Underrun Upper Panel Status (OUU) (read/write, maskable interrupt): Section 11.7.11.12

Changed the description in the register definition table for bit 0 from LCD disable done flag to LCD disable done status.

76. LCD Controller Register Locations: Section 11.7.12

Reserved

In the second sentence in this section, changed the figure references. The second sentence now appears as follows:

Figures 11-10 to **Figure 11-14** describe the LCD controller timing parameters.

77. LCD Controller Pin Timing Diagrams: Section 11.7.13

Changed the Notes: in Figure 11-10 to show the range of HSW as 1 to 64, not 0 to 64. The corrected figure is shown below:

Figure 11-10. Passive Mode Beginning-of-Frame Timing

Frame clock asserted on first pixel clock of each frame, and is negated one "dummy" pixel clock period before the first pixel clock of the 2nd line.

A4790-01

78. LCD Controller Pin Timing Diagrams: Section 11.7.13

In Figure 11-11 at the location where L_LCLK is deasserted just prior to Line 0 Data, there are two vertical bars depicting BLW = 1. Extended the right vertical bar upward to near L-LFCLK. At this point, changed L_FCLK to show a transition from deasserted to asserted (shown below.)

Also, changed the Notes: in Figure 11-11 to show the range of BLW as 1 to 256, not 0 to 256. The corrected figure is shown below:

<u>int</u>

Figure 11-11. Passive Mode End of Frame Timing

Notes:

- BLW Beginning-of-line pixel clock wait count:
- 1 to 256 "dummy" pixel clock periods to wait after line clock is negated before asserting pixel clocks (pixel clock does not transition).
- VSW Vertical sync pulse width:
	- In passive mode, 1 to 64 line clock periods to wait between the end of one frame and the beginning of the next frame (line clock transitions).
- ELW End-of-line pixel clock wait count:
	- 1 to 256 "dummy" pixel clock periods to wait after last pixel in line before asserting line clock (pixel clock does not transition).
- LPP Lines per panel:

1 to 1024 lines per panel.

A4791-01

79. LCD Controller Pin Timing Diagrams: Section 11.7.13

Corrected Notes: in Figure 11-13 to show the range of PPL as 16 to 1024 (not 1 to 1024.) The corrected figure is shown below:

Figure 11-13. Active Mode Timing

 1 to 256 pixel clock periods to wait after line clock negated before asserting pixel clocks (pixel clock transitions).

ELW - End-of-line pixel clock wait count:

 1 to 256 pixel clock periods to wait after last pixel in line before asserting line clock (pixel clock transitions).

- PPL Pixels per line:
	- 16 to 1024 pixels per line on screen.

A4793-02

80. Serial Port 0 – USB Device Controller: Section 11.8

Changed the reference to the *Universal Serial Bus Specification* in the last sentence of paragraph one from Revision 1.0 to Revision 1.1. The sentence now reads as:

However, the user should refer to the *Universal Serial Bus Specification*, Revision 1.1¹ for a full description of the USB protocol and its operation.

Also changed the footnote at the bottom of page 11-55 to read:

int

1. The latest revision of the *Universal Serial Bus Specification Revision 1.1* can be accessed via the World Wide Web Internet site at: http://www.teleport.com/~usb/

81. USB Operation: Section 11.8.1

Added this note to section 11.8.1:

Note: The UDC must only describe one device configuration to the USB host during the GET DESCRIPTOR phase of the device interrogation. The reason is that if the host wanted to switch to a different configuration on the SA-1110, the UDC would be required to flush any data that is in the TX fifo. In order for the UDC to flush the TX fifo, the UDC must be disabled and reenabled, which causes all UDC registers to be reset, and then the UDC will no longer respond to its host assigned address.

82. UDC Endpoint 2 Control/Status Register: Section 11.8.9

Changed the reset value of the TFS bit from 0 to ?.

 $\overline{1}$

83. UDC Endpoint Data Register: Section 11.8.10

Changed the Bottom of Endpoint 0 FIFO and Top of Endpoint 0 FIFO reset values from 0 to ?.

84. UDC Data Register: Section 11.8.12

Changed the Bottom of Receive FIFO and Top of Transmit FIFO reset values from 0 to ?.

Documentation Changes

 $\overline{}$

 \mathbf{I}

Removed the note: Note: A question mark (?) signifies that the Reset value of that bit is undefined when the processor has completed its reset cycle.

91. IrDA Transmission Rate (ITR): Section 11.10.6.1

Changed the last two sentences in the paragraph. The paragraph now reads as:

The IrDA transmission rate (ITR) bit is used to select the transmission speed of the ICP. ITR selects the correct type of IrDA bit modulation to use (HP-SIR^{*} or 4PPM), and enables the correct serialto-parallel engine (UART or HSSP). When ITR=0, the HP-SIR^{*} modulator is enabled along with serial port 2's UART. When ITR=1, the 4PPM modulator is enabled as well as the HSSP. Note after one of the two speeds is selected by programming the ITR bit of HSCR0, all further selection of UART and HSSP options is done by programming the control registers associated with each of the individual UART and HSSP units.

92. Loopback Mode (LBM): Section 11.10.6.2

Changed the fourth sentence. The paragraph now reads as:

The loopback mode (LBM) bit is used to enable and disable the ability of the HSSP's transmit and receive logic to communicate. When LBM=0, the HSSP operates normally. The transmit and receive data paths are independent and communicate via their respective pins. When LBM=1, the output of the transmit serial shifter is directly connected to the input of the receive serial shifter internally, and (if ITR=1) control of the TXD2 and RXD2 pins is given to the peripheral pin control (PPC) unit. Note that even though the IrDA standard permits only half-duplex operation, the HSSP does not restrict the user from transmitting and receiving data at the same time; both are fully independent units. This function is essential when using the HSSP in loopback mode.

93. Transmit Enable (TXE): Section 11.10.6.4

Changed the first sentence of the second paragraph. The paragraph now reads as:

TXE and RXE are the only HSCR0 control bits within the HSSP that are initialized when a hardware reset occurs. Clearing TXE to zero ensures the HSSP transmitter is disabled, giving control of the transmit pin to the PPC unit that configures TXD1 as an input following a reset of the SA-1110. Note that TXE is ignored when ITR=0 (enables UART operation). Also note that even though the IrDA standard permits only half-duplex operation, the HSSP does not restrict the user from transmitting and receiving data at the same time; both are fully independent units. This function is particularly useful when using the HSSP in loopback mode. See the Section 11.10.6.2, "Loopback Mode (LBM)" on page 11-97.

94. Receive Pin Polarity Select (RXP): Section 11.10.8.2

Under the Name column of the HSCR register table 2, added TXP in the bit 18 row and RXP in the bit 19 row.

 $\overline{1}$

 $\overline{1}$

I

95. End/Error in FIFO Status (EIF) (read-only, nonmaskable interrupt): Section 11.10.10.1

Changed the paragraph title to:

11.10.10.1 End/Error in FIFO Flag (EIF) (read-only, nonmaskable interrupt)

96. Framing Error Status (FRE) (read/write, nonmaskable interrupt): Section 11.10.10.6

Changed the RAB bit description in the HSSR0 register table.

97. CRC Error Status (CRE) (read-only, noninterruptible): Section 11.10.11.6

Changed the paragraph title to:

11.10.11.6 CRC Error Flag (CRE) (read-only, noninterruptible)

98. Receiver Overrun Status (ROR) (read-only, noninterruptible): Section 11.10.11.7

Changed the paragraph title to:

11.10.11.7 Receiver Overrun Flag (ROR) (read-only, noninterruptible)

Changed the description of the RSY bit in the HSSR1 register table.

99. Sample Clock GPIO: Section 11.11.3.5

In the third paragraph, second sentence, modify the GPIO number as indicated in bold. The sentence now appears as follows:

 \mathbf{I}

When the external sample clock function is enabled, serial port 1 uses the GPIO 18 pin and serial port 3 uses **GPIO 20**.

100. UART Data Register: Section 11.11.6

Changed the reset values of Bottom of Receive FIFO Data and Top of Transmit FIFO Data from zero to ?.

101. UART Data Register: Section 11.11.6

Changed reset values of bits 10:8 from0 to ?.

102. SSP Transmit and Receive FIFOs: Section 11.12.7.3

In the fourth paragraph, deleted the fourth sentence and modified the last sentence. The paragraph now appears as follows:

The width of each entry within the FIFOs is 16 bits. However, the SSP supports data sizes of 4 through 16 bits. Any data that is less than 16-bits wide must be left-justified when writing or DMAing data to the transmit FIFO. Figure 11-35 shows the required data alignment for the transmit and receive FIFOs. The user must left-justify data to be transmitted, however, data read from the receiver is automatically right-shifted the appropriate amount, requiring no further modification before using the results.

103. SSP Transmit and Receive FIFOs: Section 11.12.7.3

Changed the title of Figure 11-36 from Transmit/Receive FIFO Data Format to Transmit FIFO Data Format.

Documentation Changes

104. SSP Data Register: Section 11.12.11

Changed the Top of Receive FIFO to the Top of Transmit FIFO and changed the reset values of Bottom of Receive FIFO and Top of Transmit FIFO from zero to ?.

105. PPC Pin Direction Register: Section 11.13.3

Changed the reserved bit reset values from 0 to 1 in the PPC pin direction register table. The eleventh sentence in the first paragraph now reads:

For reserved bits, writes are ignored and reads return one.

106. PPC Pin State Register: Section 11.13.4

Changed the reserved bit reset values from 0 to 1 and bits 21:0 to ? in the PPC pin state register table. The last sentence in the fourth paragraph now reads:

Note that this register is not reset and that for reserved bits, writes are ignored and reads return ones.

int

108. PPC Pin Assignment Register: Section 11.13.5.2

Changed the reserved bit reset values from 0 to 1 in the PPC pin assignment register table. The second sentence in the second paragraph now reads:

Both control bits are cleared to one following a reset of the SA-1110, giving control of all GPIO pins to the system control module.

Remove the word manager after the eighth sentence in the second paragraph.

110. PPC Pin Flag Register: Section 11.13.7

Changed reset values of reserved bits from 0 to 1.

111. DC Operating Conditions: Section 12.2

These changes have been made in Table 12-2 (new table shown below):

• Rows Ioh and Iol have been removed

- Row ESD has had information added and 1 was removed from the Nominal column
- Changed the Minimum for Vihc from 0.8 X VDDX to 2.4
- Replaced note 5

Table 12-2. SA-1110 DC Operating Conditions

NOTES:

1. Voltages measured with respect to VSS.

2. IC – CMOS-level inputs (includes IC and ICOCZ pin types).

3. OCZ – Output, CMOS levels, three state.

4. Parameter guaranteed by design.

5. Minimum not tested at this time

112. Power Supply Voltages and Currents: Section 12.3

Replaced Table 12-3 with the table below and the note has been modified.

 $\overline{}$

 $\overline{}$

intal

NOTES:

1. Typical operation defined using the following parameters:

320x240 LCD operating at 70 fps (passive color LCD,

8-bit color depth, single panel (1 DMA unit); and

UART3 transmitting and receiving 115.2 kbps (using 2 DMA units).

Note: Only maximum values are guaranteed by manufacturing test screen. **Due to end-of-life status for B1 components, B-1 data has been eliminated from** Table 12-3**.**

113. Timing Parameters: Section 13.6

As indicated in bold, several parameters have changed in Table 13-3. Note 1 has been modified and Note 3 has been added to bottom of the table.

NOTES:

1. Tsdis and Tsdih are specified for non-delayed read data latching on 133 MHz (AC, AD) and 206 MHz (BC, BD) devices, and for delayed read data latching at the maximum SDCLK frequency on AC and AD devices (103 MHz when using a 3.6864 MHz crystal). All other Tsdis and Tsdih values (i.e.- those for delayed read

^{2.} Room Temperature

data latching on BC and BD devices with SDCLK between 62 MHz and 98 MHz) should be considered as guidelines, and are not guaranteed for use under all operating conditions.

- 2. The larger Tsdih values can be achieved by intentionally adding delay to SDCLK (e.g., by using serpentine board routing). However, the system designer must carefully evaluate the resulting degradation to input setup time and output hold time: Tsdis and Tsdoh increase and decrease, respectively, from the corresponding table values.
- 3. **When SDRAM/SMROM is configured to run at one-half the memory clock frequency (e.g., MDREFR:K0DB2 = 1 for SMROM), the minimum output setup time is increased from Tsdos by approximately one memory clock period. This helps to accommodate SMROM, which typically requires both a lower frequency and larger setup times than SDRAM.**

114. Timing Parameters: Section 13.6

As indicated in Table 13-5, Trxds min is now 11 ns (was previously 0 ns) and Trxdh is 0 ns (was previously 4 ns).

115. Package and Pinout: Section 14

Added Table 14-3 to show how to identify design Revision Number from the data marked on the SA-1110's package. Added B5 stepping information. Changed the paragraph in Section 14 to include references to Table 14-3. The paragraph now reads as:

This chapter describes package mechanical data, package pin-out data, and design Revision Number identification data. Figure 14-1 shows the SA-1110 256-pin mini-BGA mechanical drawing. Table 14-1 lists the SA-1110 pins in numeric order, showing the signal type for each pin. Table 14-2 lists the SA-1110 pins and their corresponding ball grid array (BGA) in alphabetic order, showing the signal type for each pin. Use Table 14-3 to identify the SA-1110 design revision number from physical marking on the SA-1110 package.

Table 14-3 Package Marking Versus Revision Number

 $\mathbf I$

Table 14-3 Package Marking Versus Revision Number

NOTES:

1. This device can no longer be ordered.

2. This value may be read from the ID register Register 0

116. Intel® StrongARM SA-1110 Device Identification (ID) Code Register: Section 16.6.2

The Stepping row of the table has had information for B5 added (as indicated in bold) and now appears as follows:

 $\overline{}$

 \mathbf{I} $\overline{1}$

117. Boundary-Scan Interface Signals: Section 16.7

Removed the reference to note 8 in the last two rows of Table 16-1. The last two rows of this table now appear as follows:

Table 16-1. SA-1110 Boundary-Scan Interface Timing

NOTES:

1. Assumes a 25-pF load on TDO. Output timing derates at 0.072 ns/pF of extra load applied.

- 2. TDO enable time applies when the TAP controller enters the Shift-DR or Shift-IR states.
- 3. TDO disable time applies when the TAP controller leaves the Shift-DR or Shift-IR states.

4. For correct data latching, the I/O signals (from the core and the pads) must be set up and held with respect to the rising edge of TCK in the CAPTURE-DR state of the SAMPLE/PRELOAD and EXTEST instructions.

5. Assumes that the data outputs are loaded with the ac test loads.

6. Data output enable time applies when the boundary-scan logic is used to enable the output drivers.

7. Data output disable time applies when the boundary scan is used to disable the output drivers.

8. TCK may be stopped indefinitely in either the low or high phase.

118. Boundary Scan Interface Signals: Section 16.7

Changed the introductory sentence for Table 16-1 to indicate that these are guidelines for timing signals. The updated sentence now appears as follows:

Table 16-1 shows the SA-1110 boundary-scan interface timing guidelines.

intel.

