

SYNCHRONOUS PRESETTABLE UP/DOWN DECADE COUNTER WITH MODE CONTROL

DESCRIPTION

The M74LS190P is a semiconductor integrated circuit containing a decade up/down counter function with up/down control and preset inputs.

FEATURES

- Up/down switching with up/down control input
 - Asynchronous preset input provided
 - Enable input provided
 - Easy cascade connection possible
 - High-speed counting ($f_{max} = 38MHz$ typical)
 - Wide operating temperature range ($T_a = -20\text{~}+75^\circ C$)

APPLICATION


APPLICATION: General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

When enable input \bar{E} is low, load input **LOAD** is high and the count pulses are applied to clock input **T**, the number of count pulses appear as a BCD code in the outputs Q_A , Q_B , Q_C and Q_D in synchronization with the count pulses. When the up/down control input **U/D** is made low, count-up begins and when made high, count-down begins. Counting is performed when **T** changes from low to high.

Presetting is performed regardless of the count pulses and by applying the data to data inputs DA, DB, DC and DD and by setting LOAD low, the DA, DB, DC and DD signals appear in outputs QA, QB, QC and QD irrespective of the status of the other inputs and the count can be preset. Counting proceeds as per the status transition diagram with presetting to a numerical value of 10_2 or higher.

PIN CONFIGURATION (TOP VIEW)




Outline 16P4

High appears in the terminal count output TC during count-up while 9_2 appears in Q_A , Q_B , Q_C and Q_D and during count-down while O_2 appears. Low appears in the ripple clock output \overline{RC} only when \overline{E} and T are low and 9_2 appears in outputs Q_A , Q_B , Q_C and Q_D during count-up or O_2 appears in the outputs during count-down. \overline{E} , TC and \overline{RC} are used when cascade-connecting the counter. (Refer to application examples.)

E can be changed from high to low irrespective of the status of T but when changed from low to high, T must be high. Perform the change for \overline{U}/D when T is high.

BLOCK DIAGRAM



SYNCHRONOUS PRESETTABLE UP/DOWN DECADE COUNTER WITH MODE CONTROL

FUNCTION TABLE (Note 1)

LOAD	E	U/D	T	QA	QB	QC	QD
L	X	X	X	DA	DB	Dc	D _D
H	L	L	↑				Count-up
H	L	H	↑				Count-down
H	H	X	X				Inhibit

Note 1. ↑ : Transition from low to high
X : Irrelevant


E	TG(1)	T	RG
L	H	L	L
L	H	H	H
H	X	X	H
X	L	X	H

TC is the output but the signal generated internally by the following logical expression.


$$TC = Q_A \cdot Q_D \cdot \overline{(U/D)} \quad \text{..... Count-up}$$

$$TC = \frac{Q_A}{Q_A} \cdot \frac{Q_B}{Q_B} \cdot \frac{(U/D)}{(U/D)} \cdot (U/D) \dots \text{Count-down}$$

STATE DIAGRAM



OPERATION TIMING DIAGRAM



Details of timing diagram

- (1) Preset to 13
 (2) Count-up 8, 9, 0, 1, 2
 (3) Count inhibit
 (4) Count-down 1, 0, 9, 8, 7

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7$	V
V_I	Input voltage		$-0.5 \sim +15$	V
V_O	Output voltage	High-level state	$-0.5 \sim V_{CC}$	V
T_{OPR}	Operating free-air ambient temperature range		$-20 \sim +75$	°C
T_{STG}	Storage temperature range		$-65 \sim +150$	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
I _{OH}	High-level output current	V _{OH} ≥2.7V	0	-400	μA
I _{OL}	Low-level output current	V _{OL} ≤0.4V	0	4	mA
		V _{OL} ≤0.5V	0	8	mA

SYNCHRONOUS PRESETTABLE UP/DOWN DECADE COUNTER WITH MODE CONTROL

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V_{IC}	Input clamp voltage	$V_{CC} = 4.75V, I_{IO} = -18mA$			-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = 4.75V, V_I = 0.8V$ $V_I = 2V, I_{OH} = -400\mu A$	2.7	3.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.75V$	$I_{OL} = 4mA$	0.25	0.4	V
		$V_I = 0.8V, V_O = 2V$	$I_{OL} = 8mA$	0.35	0.5	V
I_{IH}	High-level input current	$T, LOAD, \bar{U}/D, D_A \sim D_D$ \bar{E}	$V_{CC} = 5.25V, V_I = 2.7V$		20	μA
		$T, LOAD, \bar{U}/D, D_A \sim D_D$ \bar{E}	$V_{CC} = 5.25V, V_I = 10V$		60	μA
	Low-level input current	$T, LOAD, \bar{U}/D, D_A \sim D_D$ \bar{E}	$V_{CC} = 5.25V, V_I = 0.4V$		0.1	mA
		\bar{E}			0.3	mA
I_{IL}	Low-level input current				-0.4	mA
I_{IL}	Low-level input current				-1.2	mA
I_{OS}	Short-circuit output current (Note 2)	$V_{CC} = 5.25V, V_O = 0V$	-20		-100	mA
I_{CC}	Supply current	$V_{CC} = 5.25V$ (Note 3)		20	35	mA

* : All typical values are at $V_{CC} = 5V, T_a = 25^\circ\text{C}$.


Note 2. All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3. I_{CC} is measured with all the inputs at 0V.

SWITCHING CHARACTERISTICS ($V_{CC} = 5V, T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f_{max}	Maximum clock frequency		20	40		MHz
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, input $LOAD$ to outputs Q_A, Q_B, Q_C, Q_D			19	33	ns
t_{PHL}	High-to-low-level, low-to-high-level output propagation time, from inputs D_A, D_B, D_C, D_D to outputs Q_A, Q_B, Q_C, Q_D			25	50	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from inputs D_A, D_B, D_C, D_D to outputs Q_A, Q_B, Q_C, Q_D			11	32	ns
t_{PHL}	High-to-low-level, low-to-high-level output propagation time, from input T to output \bar{RC}			25	40	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input T to outputs Q_A, Q_B, Q_C, Q_D			11	20	ns
t_{PHL}	High-to-low-level, high-to-low-level output propagation time, from input T to outputs Q_A, Q_B, Q_C, Q_D			11	24	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input T to output TC			12	24	ns
t_{PHL}	High-to-low-level, high-to-low-level output propagation time, from input T to output TC			14	36	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \bar{U}/D to output \bar{RC}			20	42	ns
t_{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \bar{U}/D to output \bar{RC}			24	52	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \bar{U}/D to output TC			22	45	ns
t_{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \bar{U}/D to output TC			20	45	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \bar{E} to output \bar{RC}			15	33	ns
t_{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \bar{E} to output \bar{RC}			15	33	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \bar{E} to output TC			10	33	ns
t_{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \bar{E} to output TC			11	33	ns

Note 4: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:

$PRR = 1\text{MHz}, t_r = 6\text{ns}, t_f = 6\text{ns}, t_w = 500\text{ns}, V_p = 3V_{pp}, Z_0 = 50\Omega$


(2) C_L includes probe and jig capacitance

TIMING REQUIREMENTS ($V_{CC} = 5V, T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{w(TL)}$	Clock input T low pulse width		25	9		ns
$t_{w(LOAD)}$	Load $LOAD$ pulse width		35	10		ns
t_r	Clock pulse rise time			2000	100	ns
$t_{SU(D)}$	Setup time $D_A \sim D_D$ to $LOAD$		20	9		ns
$t_{SU(\bar{E})}$	Setup time \bar{E} low to T		40	24		ns
$t_h(D)$	Hold time $D_A \sim D_D$ to $LOAD$		5	0		ns
$t_h(\bar{E})$	Hold time \bar{E} low to T		5	2		ns
$t_{rec(LOAD)}$	Recovery time $LOAD$ to T		20	16		ns

**SYNCHRONOUS PRESETTABLE UP/DOWN DECADE COUNTER
WITH MODE CONTROL**

TIMING DIAGRAM (Reference level = 1.3V)




Note 5. The shaded areas indicate when the input is permitted to change for predictable output performance.


Note 6. The shaded area with the arrows indicate the direction of when the input is permitted to change.

APPLICATION EXAMPLES

(1) Asynchronous 2^n counter



(2) Synchronous 10^n counter




MITSUBISHI LSTTLs
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D | 6249827 0013561 3

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

