

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

## DESCRIPTION

The M5M4V16169TP is a 16M-bit Cached DRAM which integrates input registers, a 1048576-word by 16-bit dynamic memory array and a 1024-word by 16-bit static RAM array as a Cache memory (block size 8×16) onto a single monolithic circuit. The block data transfer between the DRAM and the data transfer buffers (RB1/RB2/WB1/WB2) is performed in one instruction cycle, a fundamental advantage over a conventional DRAM/SRAM cache.

The RAM is fabricated with a high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low cost are essential. The use of quadruple-layer polysilicon process combined with silicide and double layer aluminum wiring technology, a single-transistor dynamic storage stacked capacitor cell, and a six-transistor static storage cache cell provide high circuit density at reduced costs.

## FEATURES

Type name	SRAM Access/Cycle	DRAM Access/Cycle	Power Dissipation (Typ)
M5M4V16169TP-10	* 7ns/10ns	54ns/80ns	DRAM: 460mW SRAM: 990mW
M5M4V16169TP-12	* 7.5ns/12ns	56ns/96ns	DRAM: 400mW SRAM: 860mW
M5M4V16169TP-15	* 8ns/15ns	65ns/120ns	DRAM: 330mW SRAM: 760mW


\* Registered Output Mode

- 70-pin, 400-mil TSOP (type II) with 0.65mm lead pitch and 23.49mm package length
- Multiplexed DRAM address inputs for reduced pin count and higher system densities
- Selectable output operation (transparent/latched/registered) using set command register cycle
- Single 3.3V +/- 0.3V Power Supply
- 4096 refresh cycles every 64ms (Ad0→Ad11)
- Applicable for both direct-mapped and associative systems
- Synchronous design for precise control with an external clock (K)
- Output retention by advanced mask clock (CMs #)
- All inputs/outputs low capacitance and LVTTTL compatible
- Asynchronous output enable (G #) for bus control
- Separate DRAM and SRAM address inputs for fast SRAM access
- Page Mode capability
- Auto Refresh capability
- Self Refresh capability

## APPLICATION

PC Main memory, Graphic buffer memory, HDD Buffer memory

## PIN CONFIGURATION(TOP VIEW)




Outline 70P3S-L

NC : NO CONNECTION

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM




6249825 0029788 797



16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

BLOCK DIAGRAM 2



6249825 0029789 623

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

FUNCTION TRUTH TABLE

Mnemonic CODE	SRAM				DRAM				Data Transfer Buffers				DO pin		Function		
	CS#	Pre-charge Clk	CC0#	CC1#	DOC (u/I)	WE#	A <sub>s</sub> (SRAM address)		A <sub>d</sub> (DRAM address)		Write Buffers		Xfer Masks			Read Buffer RB1,2	
							CC0#	CC1#	Pre-charge Clk	RAS#	CAS#	DT0#	A <sub>s0-9</sub>	A <sub>d0-9</sub>			WB1
NOP	H	H	X	X	X	X	X	X	X	X	-	-	-	-	-	Hi-Z	No operation
SPD	X	L	X	X	X	X	X	X	X	X	-	-	-	-	-	Suspend	SRAM Power Down & Data retention
DES	L	H	H	H	X	X	X	X	X	X	-	-	-	-	-	Hi-Z	Deselect SRAM
SR	L	H	H	H	H	H	A <sub>s0-9</sub>	X	X	X	-	-	-	-	-	Valid	SRAM Read
SW	L	H	H	H	H	L	A <sub>s0-9</sub>	X	X	X	-	-	-	-	-	Valid	SRAM Write
BRT	L	H	L	H	L	H	A <sub>s3-9</sub> <sup>(2)</sup>	X	X	X	-	-	-	-	-	Hi-Z	Buffer Read Xfer
BWT	L	H	L	H	L	L	A <sub>s3-9</sub> <sup>(2)</sup>	X	X	X	Load	-	-	-	-	Hi-Z	Buffer Write Xfer
BRTR	L	H	L	H	H	H	A <sub>s0-9</sub>	X	X	X	-	-	-	-	-	Valid	Buffer Read Xfer & Read
BWTW	L	H	L	H	H	L	A <sub>s0-9</sub>	X	X	X	Load	-	-	-	-	Valid	Buffer Read Xfer & Read
BR	L	H	L	H	H	H	A <sub>s0-2</sub> <sup>(2)</sup>	X	X	X	-	-	-	-	-	Valid	Buffer Read
BW	L	H	L	L	H	L	A <sub>s0-2</sub> <sup>(2)</sup>	X	X	X	Load	-	-	-	-	Hi-Z	Buffer Write
DPD	X	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	DRAM Power Down
DNOP	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	DRAM No Operation
DRT	L	X	X	X	X	X	X	X	X	X	Load	-	-	-	-	-	DRAM Read Xfer
DWT1	L	X	X	X	X	X	X	X	X	X	Use	(6)	Load /Use	-	-	-	DRAM Write Xfer 1
DWT1R	L	X	X	X	X	X	X	X	X	X	Use	(6)	Load /Use	Load	-	-	DRAM Write Xfer 1 & Read
DWT2	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	DRAM Write Xfer 2
DWT2R	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	DRAM Write Xfer 2 & Read
ACT	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	DRAM Activate
PCG	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	DRAM Precharge
ARF	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	Auto Refresh
SRF	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	Self Refresh Entry
SCR	L	X	X	X	X	X	X	X	X	X	-	-	-	-	-	-	Set Command Register

Function	Data Transferred (max)
Din → SRAM	8/16 bits (5)
Din → WB1	8/16 bits (5)
SRAM → WB1	128 bits (8 x 16bit-Block)
WB1 → WB2	128 bits (8 x 16bit-Block)
WB2 → RB1,2	128 bits (8 x 16bit-Block)
DRAM → RB1,2	128 bits (8 x 16bit-Block)
RB2 → Dout	8/16 bits (5)
RB2 → SRAM	128 bits (8 x 16bit-Block)

DO: Data Out  
 DIN: Data In  
 WB1: Write Buffer 1  
 WB2: Write Buffer 2  
 RB1: Read Buffer 1  
 RB2: Read Buffer 2

Notes:  
 1) For the DPD function, the RAS#, CAS# and DTD# inputs are DONT CARE except for the L,H combination (Respectively).  
 2) Use nuseses as a transfer mask to inhibit the transfer of data.  
 3) Use nuseses as a transfer mask to inhibit the transfer of data.  
 4) Clear 1 or 2 Transfer Mask Bits (as addressed by A<sub>s0-2</sub> and DOCU/L).  
 5) Actual number of bits transfer depends on the state of the DTWB Mask and the DOCU/DOCL inputs.  
 Note: If DOC (U/L) is Low, the corresponding DO (s) is (are) disabled (Input and Output Buffer), SR, SW, BR and BW cycles with DOCU and DOCL Low result in a Deselect SRAM operation.  
 6) Following a BWT1 or DWT1R cycle, the entire WB1 Transfer Mask is Set (i.e., data can no longer be transferred from WB1 to DRAM, Succeeding Buffer result in a Deselect SRAM operation).  
 7) CMA# during current cycle must be High (see timing diagram for Auto-Refresh).  
 8) CMA# during current cycle must be Low (see timing diagram for Self-Refresh).



## M5M4V16169TP-10,-12,-15

## 16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

## PIN DESCRIPTIONS(1)

K	Input	Master Clock Provides the fundamental timing and the internal clock frequency for the CDRAM. All external timing parameters (with the exception of G # in read cycle and CM <sub>d</sub> # in Self refresh cycle) are specified with respect to either the rising or falling edge of K.
CM <sub>d</sub> #	Input	DRAM Clock Mask controls the operation of the internal DRAM master clock (K). When CM <sub>d</sub> #, is Low at the rising edge of K, the internal DRAM master clock (K) for the following cycle is ceased and input stages are powered-off, resulting in a DRAM Power Down.
RAS #	Input	Row Address Strobe is used in conjunction with Master clock K (depending on the states of CM <sub>d</sub> #, CAS #, and DTD #) to activate the DRAM (latching the Row Address lines and accessing 1 of 4096 rows), initiate a DRAM precharge cycle, perform a DRAM Read or Write Transfer, DRAM Write Transfer & Read, set the command registers, start an Auto-Refresh cycle, enter a Self-Refresh cycle, create a DRAM NOP cycle, or power down the DRAM.
CAS #	Input	Column Address Strobe is used in conjunction with the Master clock K to latch the Column addresses. When preceded by RAS # in a DRAM access cycle, CAS # initiates a DRAM Write Transfer (WB1/2 → DRAM, if DTD # = L), DRAM Write Transfer & Read (WB1/2 → DRAM → RB, if DTD # = L) or DRAM Read Transfer (DRAM → RB, if DTD # = H), depending on the state of DTD # (see DTD # pin description)
DTD #	Input	Date Transfer Direction controls DRAM-to-RB (read)/WB-to-DRAM (write) direction. If preceded by a RAS # low cycle, both CAS # and DTD # low (on the rising edge of K) initiate a DRAM Write Transfer cycle. If DTD # stays High with the above conditions, a DRAM Read Transfer cycle results. DTD # can also initiate DRAM Activate, DRAM Precharge, Auto-Refresh, Set-Command Register, and Self Refresh cycles.
A <sub>d0</sub> ~A <sub>d11</sub>	Input	DRAM Address Lines are Multiplexed to reduce pin count. A <sub>d0</sub> -A <sub>d11</sub> (@RAS = low, CAS = high, DTD = high, K = Rising edge) specify the Row Address of the DRAM to activate and refresh the selected page and A <sub>d3</sub> -A <sub>d7</sub> (@RAS = high, CAS = low, K = Rising edge) specify the Block Address of the DRAM. In addition, A <sub>d0</sub> -A <sub>d2</sub> (@RAS = high, CAS = low, K = Rising edge) specify the transfer operation of the DRAM. Also A <sub>d0</sub> -A <sub>d9</sub> (@RAS = low, CAS = low, DTD = low, K = Rising Edge) are used as the command in set command register cycle.
CS #	Input	The Chip Select controls the operation of the CDRAM. When CS # = high at the rising edge of K and the previous CM <sub>d</sub> # or CM <sub>s</sub> # is high, the chip is in No Operation mode.
CM <sub>s</sub> #	Input	SRAM Clock Mask controls the operation of the internal SRAM master clock (K <sub>s</sub> ). When CM <sub>s</sub> # is asserted at a rising edge of K, the internal SRAM master clock for the following cycle is suspended, resulting in the power down of the SRAM portion of the circuit, including the Sense Amps. CM <sub>s</sub> # can also be used to retain output data during SRAM power-down.
DQC <sub>i</sub> , DQC <sub>u</sub>	Input	DQC <sub>u/i</sub> are I/OByte control signals. If G # = Low, DQC <sub>u/i</sub> have a control of output impedance: DQC <sub>u</sub> controls upper DQ <sub>s</sub> (DQ <sub>8</sub> -15) & DQC <sub>i</sub> controls lower DQ <sub>s</sub> (DQ <sub>0</sub> -7). DQC <sub>u/i</sub> also control both input data during SRAM Writes or Buffer Writes and transfer mask during Buffer Writes. (WB1 transfer Masks for each byte are written (bits are cleared) during Buffer Writes depending on DQC <sub>u/i</sub> inputs)
WE #	Input	Write Enable controls SRAM and Buffer read and write operations. A high on the WE # pin causes either a Buffer Read, SRAM Read, Buffer Read Transfer and/or a Buffer Read Transfer & Read to occur (depending on the state of the CC <sub>0</sub> # and CC <sub>1</sub> # bits). A low on the WE # pin causes either a Buffer Write, SRAM Write, Buffer Write Transfer and/or a Buffer Write Transfer & Write to occur (depending on the state of the CC <sub>0</sub> # and CC <sub>1</sub> # inputs)
CC <sub>0</sub> #, CC <sub>1</sub> #	Input	The Control Clock Inputs control SRAM and Buffer operations. CC <sub>0</sub> # is Low for all Buffer Writes, Reads, and Transfers, and High for all other SRAM operations. CC <sub>1</sub> # is high for all Buffer Read Transfers and Buffer Write Transfers, and Deselect SRAM.
A <sub>s0</sub> ~A <sub>s9</sub>	Input	SRAM Addresses are non-multiplexed, and access 1024-16-bit words (configured as 128 Rows × 8 Columns × 16 Bits, where the Block Size is 8 × 16) in the SRAM array. A <sub>s0</sub> -A <sub>s3</sub> select word address within a block, and A <sub>s3</sub> -A <sub>s9</sub> select the SRAM row (block).
G #	Input	The Output Enable is an asynchronous input. G # = high forces the outputs to high impedance.
DQ <sub>0</sub> ~DQ <sub>15</sub>	Inputs/ Outputs	Output operation is either transparent, latched, or registered depending on the state of the command register. The Data Lines for the CDRAM are asynchronously controlled by G #.
VccQ	Supply	VccQ is the DQ power supply and allows the device to operate in a mixed voltage system (e.g., 5V data bus). As specified in the Table: Recommended Operating Conditions, VccQ must be greater-than or equal-to the highest voltage experienced by the data bus. For 3.3V system operation, VccQ may be tied to Vcc.

6249825 0029791 281

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM


MODE DESCRIPTIONS (1)

NOP	No Operation. Outputs are high-impedance. All input buffers remain active.
SRAM Power-Down	If CMs # = Low at the rising edge of K, the SRAM enters SRAM Power Down at the next rising edge of K. During this mode, the internal SRAM K clock becomes inactive. The Output Buffers remain enabled and are controlled by G#. All input buffers of SRAM clocks and SRAM addresses are inactive.
Deselect SRAM	All transfer functions and input/output operations to and from the SRAM and Buffer are disabled. This cycle is useful for output impedance control(Hi-Z, Low-Z) without G#. Output buffers are active during this cycle for registered output mode control.
SRAM Read	Data is read from the SRAM to the I/O pins. Addresses A <sub>30</sub> -A <sub>39</sub> are used to select the data to be read. A <sub>33</sub> -A <sub>39</sub> decode the SRAM Row (= Block), and A <sub>30</sub> -A <sub>32</sub> decode (1 of 8) the 16-bit word. DQC <sub>U</sub> and DQC <sub>L</sub> control the impedance(High-Z/Low-Z) of the upper and lower bytes, respectively.
SRAM Write	<p>Data is written from the I/O pins to the SRAM. Addresses A<sub>30</sub>-A<sub>39</sub> are used to select the location to be written. A<sub>33</sub>-A<sub>39</sub> decode the SRAM Row (= Block), and A<sub>30</sub>-A<sub>32</sub> decode (1 of 8) the 16-bit word to be written. DQC<sub>U</sub> and DQC<sub>L</sub> control Upper and Lower byte writes, respectively.</p>

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (2)



6249825 0029793 054




16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (3)


Buffer Read Transfer & SRAM Read

Data is transferred from Read Buffer2(RB2) to the SRAM, and simultaneously, data (16 bit word) is read from the RB2 to the I/O pins. Addresses  $A_{s3-9}$  select the SRAM Row to which the  $8 \times 16$  bit block is to be written. Addresses  $A_{s0-2}$  decode the 16-bit word to be read.



Buffer Write Transfer & SRAM Write

Data is first written from the I/O pins to SRAM as decoded by  $A_{s0-As9}$ . Then, the SRAM Row (= Block) decoded by  $A_{s3-As9}$  is transferred to the Write-Buffer1 (WB1). The Buffer Write Transfer cycle "clears" all transfer mask bits in the WB1 Mask (allowing all data to be transferred in a successive DRAM Write Transfer cycle).  $DQC_u$  and  $DQC_l$  control Upper and Lower byte writes respectively, however all transfer mask bits in the WB1 are cleared.




6249825 0029794 T90



# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

## MODE DESCRIPTIONS (4)



6249625 0029795 927

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (5)


<p>DRAM Power-Down</p>	<p>If <math>CM_d\# = \text{Low}</math> at the rising edge of K, the DRAM enters DRAM Power Down at the next rising edge of K. During this mode, the internal DRAM K clock becomes inactive. Also all input buffers of DRAM clocks and DRAM addresses are inactive. Note that the latency of DRAM Read Transfer cycle is not counted up in this cycle.</p>
<p>DRAM NOP</p>	<p>The DNOP cycle is used when no other DRAM operations are desired, holding the DRAM in its present (precharge/activate) state.</p>
<p>DRAM Read Transfer</p>	<p>A Block (<math>8 \times 16</math>) is transferred from the DRAM to the Read Buffer 1 and 2 (RB1,RB2) as specified by Addresses <math>A_{d3}-A_{d7}</math>. Addresses <math>A_{d8}-A_{d11}</math> and <math>A_{d0}-A_{d2}</math> must be set to Low. After the Latency Period (specified in the Access Latency Table) new data will be present in the Read Buffer2. Prior to the Latency timeout, old data will be present in the RB2. (Notes 1, 2, 4)</p> <p>The diagram illustrates the DRAM Read Transfer process. It shows the DRAM (1M x 16) and SRAM (1K x 16) connected to Read Buffers (RB1, RB2) and Write Buffers (WB1, WB2). The DRAM is accessed via address lines <math>A_{d3}-A_{d7}</math> (1 of 32 Decode) and <math>A_{d0}-A_{d11}</math> (1 of 4096 Decode). The SRAM is accessed via address lines <math>A_{s3}-A_{s9}</math> (1 of 128 Decode). Data is transferred from the DRAM to the Read Buffers (RB1, RB2) and then to the SRAM. The Read Buffers (RB1, RB2) are connected to the DQs (Data Quads) via a 16-bit bus. The SRAM is connected to the DQs via a 16-bit bus. The diagram also shows the internal structure of the DRAM and SRAM, including the DRAM Row Decoder and SRAM Row Decoder, and the DRAM Column Decoder and SRAM Column Decoder. The data path is shown as <math>8 \times 16</math> blocks being transferred from the DRAM to the Read Buffers and then to the SRAM. The DQs are shown as 16-bit buses.</p>

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (6)


DRAM Write Transfer1

Data (8 × 16 Block) is transferred from WB1 through WB2 to the DRAM block specified by Addresses A<sub>d3</sub>-A<sub>d7</sub>. Addresses A<sub>d8</sub>-A<sub>d11</sub> must be set to Low. The Mask present in WB1 is also transferred to WB2 and controls the data written to the DRAM. After data has been transferred from WB1 to WB2 in the present cycle, the entire WB1 Mask is Set. (Notes 3, 4)



DRAM Write Transfer1 & Read

Data (8 × 16 Block) is transferred from WB1 through WB2 to the DRAM block specified by Addresses A<sub>d3</sub>-A<sub>d7</sub>. Addresses A<sub>d8</sub>-A<sub>d11</sub> must be set to Low. The transfer mask present in WB1 is also transferred to WB2 and controls the data written to the DRAM. The block to which the data is written in DRAM is simultaneously transferred to the Read Buffer. (Notes 2, 3, 4)




6249825 0029797 7TT

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

MODE DESCRIPTIONS (7)



6249825 0029798 636



**16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM**

**MODE DESCRIPTIONS (8)**

DRAM Activate	Addresses are latched from the A <sub>d0</sub> -A <sub>d11</sub> inputs by the rising edge of K. Internally, a DRAM row is selected (Page Call) in preparation for a DRAM Read or Write Transfer cycle. A DRAM Precharge cycle must separate all DRAM Activate cycles.
DRAM Precharge	Internally, the active DRAM Row is deselected (completing the refresh process) and page-mode is disabled. The DRAM is precharged prior to another DRAM Activate cycle.
DRAM Auto-Refresh	Internally, a DRAM row is selected and refreshed (as addressed by an internal, self-incrementing counter), followed by an internally generated Precharge cycle. The Auto refresh cycle can be implemented only if the DRAM is in Precharge state (i. e., a Precharge or Auto-Refresh cycle occurred more recently than an Activate cycle). DRAM Auto-Refresh is similar to a CAS-Before-RAS (CBR) mode in standard DRAMs.
DRAM Self Refresh	All clock buffers are suspended, and CM <sub>i</sub> # asynchronously controls Self Refresh (CM <sub>i</sub> # rising edge initiates exit from Self Refresh). During Self Refresh, device enters a low power mode, with 4096 automatic refresh cycles.
Set Command Register	When SCR is initiated, the addresses present on the A <sub>d0</sub> -A <sub>d11</sub> DRAM Address pins determine the DRAM Read Transfer Latency, the Output Mode (transparent/latched/registered), and WB1 transfer mask mode (set-all/no change). No DRAM operation is executed in this cycle. Refer to the SCR Truth Table for legal Address values. During SCR cycle and the following 3 clock cycles (totally 4 clock cycles), only NOP, DNOP or DPD are allowed in DRAM portion and only NOP, DES or SPD are done in SRAM portion. The set commands are valid at least after the above 4 clocks later and the previous function is not guaranteed to work if it has not been completed. (i. e. DRT, DWT1 & R, DWT2 & R and SR, BR and BRTR with registered output mode.)

**Notes**

- 1) This function is performed in a Latency period specified in the Access Latency Table.
- 2) After the Latency Period (specified in the Access Latency Table) new data will be present in the Read Buffer<sup>2</sup>. Prior to the Latency timeout, old data will be present in the RB2.
- 3) After data has been transferred from WB1, the entire WB1 transfer mask is set.
- 4) Valid A<sub>d0</sub> - A<sub>d2</sub> addresses are shown in the FUNCTION TRUTH TABLE.

**Power-On sequence**

Before starting normal operation, the following power on sequence is necessary.

- 1) Apply power and maintain stable power (pause) for 500 μs.
- 2) Perform a precharge (PCG) operation.
- 3) After t<sub>RP</sub>, perform 8 auto refresh commands (ARF) with adequate interval (trc).
- 4) Issue set command register (SCR) to initialize the mode register.

After this sequence, the RAM is in idle state and ready for normal operation.



Note that DNOP/DPD and DES/SPD or NOP command will be the stand-by command for the above power sequence. V<sub>cc</sub> must be powered-on at the same time or before V<sub>ccQ</sub> is on. And V<sub>cc</sub> must be powered-off at the same time or after V<sub>ccQ</sub> is off.

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Output Operations



**Transparent**

Output appears from the rising edge of K clock.





**Latched**

Output appears from the falling edge of K clock.



**Registered**


Output appears from the rising edge of next K clock.



6249825 0029800 014

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Input Timing



6249825 0029801 T50



M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to V <sub>ss</sub>	-0.5~4.6	V
V <sub>ccQ</sub>	Output supply voltage		-0.5~6.0	V
V <sub>i</sub>	Input voltage		-0.5~6.0	V
V <sub>o</sub>	Output voltage		-0.5~6.0	V
I <sub>o</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = 0~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V <sub>cc</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>ccQ</sub>	Output supply voltage	3.0	3.3	5.5	V
V <sub>ss</sub>	Supply voltage	0	0	0	V
V <sub>IH(A)</sub>	High-level input voltage address inputs	2.0		5.5	V
V <sub>IH(C)</sub>	High-level input voltage clock inputs	2.0		5.5	V
V <sub>IH(DQ)</sub>	High-level input voltage DQ inputs	2.0		V <sub>ccQ</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage all inputs	-0.3		0.8	V

CAPACITANCE (T<sub>a</sub> = 0~70°C, V<sub>dd</sub> = 3.3 ± 0.3V, V<sub>ss</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
C <sub>i(A)</sub>	Input capacitance, address pin	V <sub>i</sub> = V <sub>ss</sub> f = 1MHz V <sub>i</sub> = 25mV <sub>rms</sub>			5	pF
C <sub>i(C)</sub>	Input capacitance, clock pin				7	pF
C <sub>i/O</sub>	Input capacitance, I/O pin				8	pF

AVERAGE SUPPLY CURRENT from V<sub>cc</sub> (T<sub>a</sub> = 0~70°C, V<sub>dd</sub> = 3.3 ± 0.3V, V<sub>ss</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			M5M4V16169TP			
			-10 Max.	-12 Max.	-15 Max.	
I <sub>ccS</sub>	Average supply current of SRAM operating	t <sub>k</sub> = min. DRAM = DPD output open data input = H or L	300	260	230	mA
I <sub>ccD</sub>	Average supply current of DRAM operating	t <sub>rc</sub> = min. SRAM = SPD	140	120	100	mA
I <sub>ccD(PG)</sub>	Average supply current of DRAM page-mode	t <sub>pc</sub> = min. SRAM = SPD	180	150	120	mA
I <sub>cc(STN1)</sub>	LVTTL stand-by	t <sub>k</sub> = min, DRAM = DNOP & SRAM = DES, or NOP, all input = stable. output open, data input = H or L	75	65	55	mA
I <sub>cc(STN2)</sub>	CMOS stand-by	t <sub>k</sub> = min, DRAM = DNOP & SRAM = DES, or NOP, all input = stable. output open, data input = H or L	45	40	35	mA
I <sub>cc(PD)</sub>	CMOS power down current	CMd # = CMs # = L, t <sub>k</sub> = min.	5	5	5	mA
I <sub>cc(SRF)</sub>	CMOS self refresh current	CMd # = CMs # = L, t <sub>k</sub> = ∞	1	1	1	mA

6249825 0029802 997




M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM


AC OPERATING CONDITIONS AND CHARACTERISTICS (Ta = 0~70°C, Vdd = 3.3 ± 0.3V, Vss = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
VOH(DC)*	High-level output voltage (DC)	I <sub>OH</sub> = -2mA	2.4	-	V
VOL(DC)*	Low-level output voltage (DC)	I <sub>OL</sub> = 2mA	-	0.4	V
VOH(AC)*	High-level output voltage (AC)	50 Ω Terminate	1/2V <sub>CC</sub>	-	V
VOL(AC)*	Low-level output voltage (AC)	50 Ω Terminate	-	1/2V <sub>CC</sub>	V
I <sub>OZ</sub>	Off-state output current	Q floating V <sub>O</sub> = 0~V <sub>DDQ</sub>	-10	10	μA
I <sub>I</sub>	Input current	V <sub>IH</sub> = 0~V <sub>DDQ</sub> + 0.3V	-10	10	μA

\* VOH(AC) and VOL(AC) are the reference levels for AC measurements.  
VOH(DC) and VOL(DC) are the final levels the outputs reach.



DC Condition (V<sub>OHmin</sub>, V<sub>OLmax</sub>)



AC Condition (Access time)

TIMING REQUIREMENTS

(CLK pulse, input signals setup/hold time to CLK edge)  
(Ta = 0~70°C, Vdd = V<sub>ddQ</sub> = 3.3 ± 0.3V, Vss = 0V, unless otherwise noted)

- Input pulse levels .....0~3.0V
- Input timing measurement reference level.....1.5V
- Input rise/fall time .....2ns

Symbol	Parameter	Limits						Unit
		MSM4V16169TP-10		MSM4V16169TP-12		MSM4V16169TP-15		
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CK</sub>	Clock cycle time	10		12		15		ns
t <sub>KH</sub>	Clock high pulse width	4		4		4		ns
t <sub>KL</sub>	Clock low pulse width	4		4		4		ns
t <sub>CMDS</sub>	Setup time for CMd #	4		4		4		ns
t <sub>CMDH</sub>	Hold time for CMd #	2		2		2		ns
t <sub>RS</sub>	Setup time for RAS #	4		4		4		ns
t <sub>RH</sub>	Hold time for RAS #	2		2		2		ns
t <sub>CS</sub>	Setup time for CAS #	4		4		4		ns
t <sub>CH</sub>	Hold time for CAS #	2		2		2		ns
t <sub>DTS</sub>	Setup time for DTD #	4		4		4		ns
t <sub>DTH</sub>	Hold time for DTD #	2		2		2		ns
t <sub>CMSS</sub>	Setup time for CMs #	4		4		4		ns
t <sub>CMSH</sub>	Hold time for CMs #	2		2		2		ns
t <sub>WS</sub>	Setup time for WE #	4		4		4		ns
t <sub>WH</sub>	Hold time for WE #	2		2		2		ns
t <sub>CC0S</sub>	Setup time for CC0 #	4		4		4		ns
t <sub>CC0H</sub>	Hold time for CC0 #	2		2		2		ns
t <sub>CC1S</sub>	Setup time for CC1 #	4		4		4		ns
t <sub>CC1H</sub>	Hold time for CC1 #	2		2		2		ns
t <sub>AS</sub>	Setup time for address	4		4		4		ns
t <sub>AH</sub>	Hold time for address	2		2		2		ns
t <sub>DS</sub>	Setup time for DIN	4		4		4		ns
t <sub>DH</sub>	Hold time for DIN	2		2		2		ns
t <sub>DQCS</sub>	Setup time for DQC	4		4		4		ns
t <sub>DQCH</sub>	Hold time for DQC	2		2		2		ns
t <sub>CSS</sub>	Setup time for CS #	4		4		4		ns
t <sub>CSH</sub>	Hold time for CS #	2		2		2		ns

6249825 0029803 823



# M5M4V16169TP-10,-12,-15

## 16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

### TIMING REQUIREMENTS

(Read, Write, Refresh)

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{dd} = V_{ddQ} = 3.3 \pm 0.3\text{V}$ ,  $V_{ss} = V_{ssQ} = 0\text{V}$ , unless otherwise noted)

Input pulse levels.....0~3.0V

Input timing measurement reference level.....1.5V

Input rise/fall time.....2ns

Symbol	Parameter	Limits						Unit
		M5M4V16169TP-10		M5M4V16169TP-12		M5M4V16169TP-15		
		Min.	Max.	Min.	Max.	Min.	Max.	
tREF	Refresh cycle time		64		64		64	ms
tRP	Precharge time	30		36		40		ns
tRCD	Delay time, Add Strb, Row to Col.	24		24		30		ns
tRC*	DRAM activate-read cycle time	80		96		120		ns
tWC*	DRAM activate-write cycle time	80		96		120		ns
tPC	Page cycle time	20		24		30		ns
tRAS	Activate time	50	10000	60	10000	70	10000	ns
tRASP	Page mode activate time	50	100000	60	100000	70	100000	ns
tRWL	Write to precharge lead time	12		12		15		ns
tRSH	Read to precharge hold time	10		12		15		ns

\* Note : When tRP and tRAS = Min. values, tRC and tWC = tRP + tRAS.

### TIMING PARAMETER-CLK TABLE

Version	M5M4V16169TP-10				M5M4V16169TP-12				M5M4V16169TP-15			
	100.0		50.0		83.3		41.7		66.6		33.3	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
tREF		6.40M		3.20M		5.33M		2.67M		4.27M		2.13M
tRP	3		2		3		2		3		2	
tRCD	3		2		2		1		2		1	
tRC	8		5		8		5		8		4	
tWC	8		5		8		5		8		4	
tPC	2		1		2		1		2		1	
tRAS	5	1000	3	500	5	833	3	417	5	667	3	333
tRASP	5	10000	3	5000	5	8333	3	4167	5	6667	3	3333
tRWL	2		1		1		1		1		1	
tRSH	1		1		1		1		1		1	

Note : Value of K can be determined by integer  $\geq$  (timing parameter/tCLK) for any clock frequency.

# M5M4V16169TP-10,-12,-15

## 16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

**SWITCHING CHARACTERISTICS** (Ta = 0~70°C, V<sub>dd</sub> = V<sub>ddQ</sub> = 3.3 ± 0.3V, V<sub>ss</sub> = V<sub>ssQ</sub> = 0V, unless otherwise noted)

Symbol	Parameter	Limits						Unit
		M5M4V16169TP-10		M5M4V16169TP-12		M5M4V16169TP-15		
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CBF</sub>	Buffer-fill from DRAM read transfer		20		20		20	ns
t <sub>KHA</sub>	Access time from K-high edge		10		11		12	ns
t <sub>KHOX</sub>	Output active time from K-high edge	2		2		3		ns
t <sub>KHOZ</sub>	Output disable time from K-high edge	2	8	2	8	3	8	ns
t <sub>KLA</sub>	Access time from K-low edge		10		11		12	ns
t <sub>KLOX</sub>	Output active time from K-low edge	2		2		3		ns
t <sub>KLOZ</sub>	Output disable time from K-low edge	2	8	2	8	3	8	ns
t <sub>KHAR</sub>	Access time from K-high edge		7		7.5		8	ns
t <sub>KHOXR</sub>	Output active time from K-high edge	2		2		3		ns
t <sub>KHOZR</sub>	Output disable time from K-high edge	2	8	2	8	3	8	ns
t <sub>GLA</sub>	Access time from G#-low edge		7		7.5		8	ns
t <sub>GLQ</sub>	Output active time from G#-low edge	2		2		3		ns
t <sub>GHQ</sub>	Output disable time from G#-high edge	2	7	2	7	3	7	ns

### ACCESS LATENCY(Minimum)

#### TIMING PARAMETER-CLK TABLE

Version	M5M4V16169TP-10				M5M4V16169TP-12				M5M4V16169TP-15			
	100.0		50.0		83.3		41.7		66.6		33.3	
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
t <sub>TRAC</sub> *		6		4		5		3		5		3
t <sub>TCAC</sub> **		3		2		3		2		3		2
t <sub>TRCD</sub>		3		2		2		1		2		1
t <sub>CBF</sub>		2		1		2		1		2		1
t <sub>KHA</sub>		1		1		1		1		1		1
t <sub>KLA</sub>		1		1		1		1		1		1
t <sub>KHAR</sub>		1		1		1		1		1		1
t <sub>GLA</sub>		1		1		1		1		1		1

t<sub>TRAC</sub>\* = t<sub>TRCD</sub> + t<sub>CBF</sub> + t<sub>KHA</sub>


t<sub>TCAC</sub>\*\* = t<sub>CBF</sub> + t<sub>KHA</sub>

Note: Value of K can be determined by integer  $\geq$  (timing parameter/tCLK) for any clock frequency.

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

non-G# controlled Write & Read(DES control)  
 (SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)




Note : Output is transparent.

DRAM operation can be freely performed.

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

**G# controlled Write & Read**  
 (SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)




Note: Output is transparent.

DRAM operation can be freely performed.

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

## DQC controlled Write & Read (SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)




Note : Output is transparent.

DRAM operation can be freely performed.

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

**Registered Output control**  
 (SRAM Read/Desect SRAM/SRAM Write/SRAM Power-down)




Note : Output is registered. DRAM operation can be freely performed.

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Buffer Read Transfer(RB2 → SRAM)

Buffer Read Transfer & SRAM Read(RB2 → SRAM → Output)



Note : Output is transparent.

DRAM operation can be freely performed.




M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Buffer Write Transfer(SRAM → WB1)

Buffer Write Transfer & SRAM Write(Input → SRAM → WB1)




Note : Output is transparent.

DRAM operation can be freely performed.

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Buffer Write(Input → WB1)  
Buffer Read(RB2 → Output)




Note : Output is transparent.

DRAM operation can be freely performed.

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

NO-Operation of SRAM




DPD operation can be freely performed.

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM


NO-Operation of DRAM



SPD operation can be freely performed.

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Power Down/DRAM Activate/DRAM Precharge



- CMs #
- CCo #
- CC1 #
- WE #
- DQC(u/l)
- G #
- As0~9
- DQ0~15


SRAM operation can be freely performed.

DPD is recommended during no operation to save power.

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

**RAS only Refresh cycle**  
**DRAM Power Down/DRAM Activate/DRAM Precharge**




- CMs #
- CCo #
- CC1 #
- WE #
- DQC(u/l)
- G #
- As0~9
- DQ0~15

SRAM operation can be freely performed.

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Auto Refresh




Note: DRAM must be in Precharge state prior to Auto-Refresh cycle.  
 DRAM new commands except for NOP, DNOP and DPD can be set after trc later from ARF command input.

- CMs #
- CCo #
- CC1 #
- WE #
- DQC(u/l)
- G #
- As0~9
- DQ0~15

SRAM operation can be freely performed.

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Self Refresh



**Self Refresh Entry:**

- A) DRAM must be in Precharge state prior to Self-Refresh Entry.
- B) Previous CMd # = H, Present CMd # = L, CS # = RAS # = CAS # = L, DTD # = H.
- C) Cmd # must remain low to maintain Self Refresh.

**Self Refresh Exit(in order):**

- a) resume K clock
- b) CMd # = H
- c) Wait trc for recovery
- d) Resume normal operation


SRAM operation can be freely performed.



# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

**DRAM Read Transfer(DRAM → RB1 → RB2) Latency set=1**



SRAM operation can be freely performed.


\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).



# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

## DRAM Read Transfer(DRAM → RB1 → RB2) Latency set=2




SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Read Transfer(DRAM → RB1 → RB2) Latency set=3




SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Read Transfer(DRAM → RB1 → RB2) Latency set=4




SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

## Page-Mode DRAM Read Transfer(Pipe-lined Page-Mode)Latency set=1




SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses ( $A_{d8} \sim A_{d11} = Low$ ).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Read Transfer Latency set=2



If next DRT happens within the latency, new data does not transferred to RB.  
However this operation is not guaranteed.


SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Read Transfer Latency set=3



If next DRT happens within the latency, new data does not transferred to RB. However this operation is not guaranteed.


SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Read Transfer Latency set=4



If next DRT happens within the latency, new data does not transferred to RB. However this operation is not guaranteed.

SRAM operation can be freely performed.


\*\* Ad3~Ad7 are column block addresses ( $A_{d8} \sim A_{d11} = Low$ ).



M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1(WB1 → WB2 → DRAM)  
Buffer Write(DIN → WB1)



Please refer to next page in detail.

SRAM operation can be freely performed.


\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1(WB1 → WB2 → DRAM)  
Buffer Write(DIN → WB1)

(detail)




SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1(WB1 → WB2 → DRAM)  
Buffer Write Transfer(SRAM → WB1)



Please refer to next page in detail.

SRAM operation can be freely performed.


\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1(WB1 → WB2 → DRAM)  
Buffer Write Transfer(SRAM → WB1)

(detail)




SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Page-Mode DRAM Write Transfer 1(WB1 → WB2 → DRAM)  
Buffer Write(DIN → WB1)



Please refer to next page in detail.

SRAM operation can be freely performed.


\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

**Page-Mode DRAM Write Transfer 1(WB1 → WB2 → DRAM)**  
**Buffer Write(DIN → WB1)**

(detail)




SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 1 & Read (WB1 → WB2 → DRAM → RB1 → RB2) Latency set=1  
Buffer Write(DIN → WB1)



New Data on RB appears as to latency set count. See DRT timing chart.


SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer 2(WB2 → DRAM)



SRAM operation can be freely performed.


\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).



# M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

DRAM Write Transfer2 & Read(WB2 → DRAM → RB1 → RB2) Latency set=1



New Data on RB appears as to latency set count. See DRT timing chart.

SRAM operation can be freely performed.

\*\* Ad3~Ad7 are column block addresses (Ad8~Ad11 = Low).

**16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM**


---

This page is left blank, so that the Set Command Register Timing Diagram on the next spread can be seen conveniently.

M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Set Command Register (1)



\* Set Command Reg.

Inhibit new command except for DNOP, DPD, DES, SPD and NOP.

\* Ad0~9 must be set according to set command truth table while Ad8 = Ad9 = Low


M5M4V16169TP-10,-12,-15

16M CDRAM 16M(1024K-WORD BY 16-BIT)CACHED DRAM WITH 16K(1024-WORD BY 16-BIT)SRAM

Set Command Register (2)

Detailed Truth Table for SCR

Address input												Command
Ad11	Ad10	Ad9	Ad8	Ad7	Ad6	Ad5	Ad4	Ad3	Ad2	Ad1	Ad0	
L	L	L	L	L	L	L	L	X	X	L	X	* Latency 1
L	L	L	L	L	L	L	H	X	X	L	X	2
L	L	L	L	L	L	H	L	X	X	L	X	3
L	L	L	L	L	L	H	H	X	X	L	X	4
L	L	L	L	L	X	X	X	L	L	L	X	Output Mode Transparent
L	L	L	L	L	X	X	X	L	H	L	X	Latched
L	L	L	L	L	X	X	X	H	L	L	X	Registered
L	L	L	L	L	X	X	X	X	X	L	L	No Operation of Mask
L	L	L	L	L	X	X	X	X	X	L	H	Set All WB1 Xfer Masks



\* Latency is the number of clock cycles required to transfer new data from the DRAM to the Read Buffer. Therefore, it can be adjusted to the clock frequency of the system.  
 (Latency) × (tk) should meet tCBF min. timing requirement.

Inhibit new read or write function during these 4 clocks.