



### FEATURES

- Sampling Rates from 0.001 to 20 MHz (MSPS)
- 1/4 LSB DNL from 0.001 to 10 MHz
- 1/2 LSB DNL to 14 MHz
- Interface to any Input Range between GND and VDD
- Pin Compatible Upgrade of MP7684
- Monotonic; No Missing Codes
- Single Power Supply (4 to 6 volt)
- CDIP, PDIP, SOIC & LCC Packages Available

- Low Power CMOS (300 mW)
- ESD Protection: 4000 Volts Minimum
- Latch-Up Free

### BENEFITS

- Low Power for Lower System Noise
- Most Flexible Input Range of any A/D Available
- No Sample/Hold Needed

### GENERAL DESCRIPTION

The MP7684A is an 8-bit monolithic CMOS parallel flash A/D converter designed for precision applications in video and data acquisition requiring conversion rates to 14 MHz with differential linearity error less than 1/2 LSB and low power consumption. A unique feature of this converter is its input architecture which eliminates the need for an input track and hold and allows full scale input ranges from 1.2 to 5 volts peak-to-peak, referred to ground or offset. The user simply sets  $V_{REF(-)}$  and  $V_{REF(+)}$  to encompass the desired input range.


The MP7684A includes 256 clocked comparators, encoders,

3-state output buffers, a reference resistor ladder and associated timing circuitry. An overflow bit (or flag) has been provided to make it possible to achieve 9-bit resolution by connecting two devices in parallel. In normal operation this flag has no effect on the data bits.

Specified for operation over the commercial / industrial (-40 to +85°C) and military (-55 to +125°C) temperature ranges, the MP7684A is available in Plastic and Ceramic dual-in-line, Surface Mount (SOIC), and Leadless Chip Carrier (LCC) packages.

3


### SIMPLIFIED BLOCK AND TIMING DIAGRAM




## ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL ( $\pm$ LSBs)	INL ( $\pm$ LSBs)
Plastic Dip	-40 to +85°C	MP7684AJN	1	2
Plastic Dip	-40 to +85°C	MP7684AKN	3/4	1 1/2
SOIC	-40 to +85°C	MP7684AJS	1	2
SOIC	-40 to +85°C	MP7684AKS	3/4	1 1/2
LCC	-55 to +125°C	MP7684ASL	3/4	1 1/2
LCC	-55 to +125°C	MP7684ASL/883	3/4	1 1/2
LCC	-55 to +125°C	MP7684ATL	3/4	1 1/2
LCC	-55 to +125°C	MP7684ATL/883	3/4	1 1/2
Ceramic Dip	-40 to +85°C	MP7684AJD	3/4	1 1/2
Ceramic Dip	-40 to +85°C	MP7684AKD	3/4	1 1/2
Ceramic Dip	-55 to +125°C	MP7684ASD	1	2
Ceramic Dip	-55 to +125°C	MP7684ASD/883	1	2
Ceramic Dip	-55 to +125°C	MP7684ATD	3/4	1 1/2
Ceramic Dip	-55 to +125°C	MP7684ATD/883	3/4	1 1/2

## PIN CONFIGURATIONS




28 Pin PDIP, CDIP (0.600")



28 Pin SOIC (EIAJ, 0.300")

28 Terminal LCC  
(0.450")





PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	CLK	Clock Input Pin
2	DB7	Output Data Bit 7 (MSB)
3	DB6	Output Data Bit 6
4	DB5	Output Data Bit 5
5	DB4	Output Data Bit 4
6	1/4R	1/4 Point of Resistance Ladder
7	DVDD	Power Supply of Digital Circuit
8	DGND	Digital Ground
9	3/4R	3/4 Point of Resistance Ladder
10	DB3	Output Data Bit 3
11	DB2	Output Data Bit 2
12	DB1	Output Data Bit 1
13	DB0	Output Data Bit 0 (LSB)
14	OFW	Digital Output Overflow
15	OE2	Output Enable Control 2
16	OE1	Output Enable Control 1
17	VREF(+)	Positive Reference Voltage Pin
18	AVDD	Power Supply of Analog Circuit
19	AGND	Analog Circuit Ground
20	AGND	Analog Circuit Ground
21	AVDD	Power Supply of Analog Circuit
22	1/2R	Center of Resistance Ladder
23	AVDD	Power Supply of Analog Circuit
24	AGND	Analog Ground
25	AGND	Analog Ground
26	AVDD	Power Supply of Analog Circuit
27	VREF(-)	Negative Reference Voltage Pin
28	VIN	Analog Input

3

## ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: AVDD = DVDD = 5 V, Fs = 14 MHz (50% Duty Cycle),  
VREF(+) = 4.1 V, VREF(-) = GND, TA = 25°C

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Tmax Min	Tmax Max	Units	Test Conditions/Comments
<b>STATIC PERFORMANCE (1)</b>								
Resolution (All Grades)	N	8			8		Bits	For Specified Accuracy
Sampling Rate	Fs	0.001		14	0.001	14	MHz	
<b>ACCURACY (J Grade)</b>								
Differential Non-Linearity	DNL			3/4		1	LSB	Best Fit Line
Integral Non-Linearity	INL			1 1/2		2	LSB	
Zero Scale Error	EZS		30				mV	
Full Scale Error	EFS		15				mV	
<b>ACCURACY (K Grade)</b>								
Differential Non-Linearity	DNL		1/3	1/2		3/4	LSB	Best Fit Line
Integral Non-Linearity	INL		4/5	1		1 1/2	LSB	
Zero Scale Error	EZS		30				mV	
Full Scale Error	EFS		15				mV	
<b>ACCURACY (S Grade)</b>								
Differential Non-Linearity	DNL			3/4		1	LSB	Best Fit Line
Integral Non-Linearity	INL			1 1/2		2	LSB	
Zero Scale Error	EZS		30				mV	
Full Scale Error	EFS		15				mV	
<b>ACCURACY (T Grade)</b>								
Differential Non-Linearity	DNL		1/3	1/2		3/4	LSB	Best Fit Line
Integral Non-Linearity	INL		4/5	1		1 3/4	LSB	
Zero Scale Error	EZS		30				mV	
Full Scale Error	EFS		15				mV	
<b>REFERENCE VOLTAGES</b>								
Positive Ref. Voltage	VREF(+)			VDD		VDD	V	
Negative Ref. Voltage	VREF(-)	GND			GND		V	
Differential Ref. Voltage (3)	VREF	1.0	VDD-GND		1.0VDD-GND		V	
Ladder Resistance	RL	170	225	300	130	330	Ω	
Res. Temp. Coefficient (2)	RTCO					3000	ppm/°C	
(Tmin to Tmax)								
<b>ANALOG INPUT</b>								
Input Voltage Range (12)	VIN	VREF(-)		VREF(+)	VREF(-)	VREF(+)	V p-p	
Input Capacitance (4)	CIN		50				pF	
Aperture Delay (2)	tAP		15				ns	
Aperture Uncertainty (Jitter) (2)	tAJ		45				ps	



ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Description	Symbol	25°C			Tmin to Tmax		Units	Conditions
		Min	Typ	Max	Min	Max		
<b>DIGITAL INPUTS</b>								
Logical "1" Voltage	V <sub>H</sub>	2.0			2.0		V	V <sub>IN</sub> =GND to V <sub>DD</sub>
Logical "0" Voltage	V <sub>IL</sub>			0.8		0.8	V	
Leakage Currents (5)	I <sub>IN</sub>							
CLK		-10		10	-10	10	µA	
OE2 (6)		-50		5	-50	5	µA	
OE1 (7)		-5		50	-5	50	µA	
Input Capacitance			5				pF	
Clock Timing (See Figure 9.)								
Clock Period (2)	T <sub>S</sub>	50			50		ns	
Rise & Fall Time (8)	t <sub>R</sub> , t <sub>F</sub>			5		5	ns	
"High" Time (Auto-balance)	t <sub>B</sub>	35					ns	
"Low" Time (Sampling)	t <sub>S</sub>	35		500,000		500,000	ns	
<b>DIGITAL OUTPUTS</b>								
Logical "1" Voltage	V <sub>OH</sub>	V <sub>DD</sub> -0.5			V <sub>DD</sub> -0.5		V	(See Fig. 1 & 2) C <sub>OUT</sub> =50 pF I <sub>LOAD</sub> = 4 mA I <sub>LOAD</sub> = 4 mA V <sub>OUT</sub> =GND to V <sub>DD</sub>
Logical "0" Voltage	V <sub>OL</sub>			0.4		0.4	V	
Tristate Leakage	I <sub>OZ</sub>	-10		10	-15	15	µA	
Data Hold Time (2)	t <sub>HLD</sub>	13	17		11		ns	
Data Valid Delay (2)	t <sub>DL</sub>		25	33		35	ns	
Data Enable Delay (2)	t <sub>DEN</sub>			20		25	ns	
Data Tristate Delay (2)	t <sub>DHZ</sub>			20		25	ns	
<b>POWER SUPPLIES</b>								
Operating Voltage (A <sub>VDD</sub> , D <sub>VDD</sub> )	V <sub>DD</sub>	4		6	4	6	V	(9)
Current (A <sub>VDD</sub> + D <sub>VDD</sub> )	I <sub>DD</sub>		50	80		85	mA	
<b>AC PARAMETERS (2)</b>								
Signal Noise Ratio (10)	SNR		46				dB	RMS/RMS Meas. F <sub>S</sub> = 3X NTSC F <sub>S</sub> = 4X NTSC
	SNR		45				dB	
Differential Gain Error	d <sub>G</sub>		2				%	F <sub>S</sub> = 3X NTSC
Differential Phase Error	d <sub>PH</sub>		1				Degree	

3

## ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

### NOTES

- (1) Tester measures code transitions by dithering the voltage of the analog input ( $V_{IN}$ ). The difference between the measured and the ideal code width ( $V_{REF}/256$ ) is the DNL error (Figure 3). The INL error is the maximum distance (in LSB's) from the best fit line to any transition voltage (Figure 4). Accuracy is a function of the sampling rate ( $F_s$ ).
- (2) Guaranteed; Not tested.
- (3) Specified values guarantee functionality. Refer to other parameters for accuracy.
- (4) See  $V_{IN}$  input equivalent circuit (Figure 5). Switched capacitor analog input requires driver with low output resistance.
- (5) All inputs have diodes to  $V_{DD}$  and GND. Input OE1 has internal pull down. Input OE2 has internal pull up. Input DC currents will not exceed specified limits for any input voltage between GND and  $V_{DD}$ .
- (6) Internal resistor to  $V_{DD}$  biases unconnected input to active high logical level.
- (7) Internal resistor to GND biases unconnected input to active low logical level.
- (8) Condition to meet aperture delay specifications ( $t_{AP}$ ,  $t_{AJ}$ ). Actual rise/fall time can be less stringent with no loss of accuracy.
- (9)  $DV_{DD}$  and  $AV_{DD}$  are connected through the silicon substrate. DC voltages differences will cause undesirable internal currents.
- (10) SNR: Ratio of fundamental over noise.

Specifications are subject to change without notice

## ABSOLUTE MAXIMUM RATINGS (1, 2) ( $T_A = +25^\circ\text{C}$ unless otherwise noted)

$V_{DD}$ to GND	.....	+7 V	Storage Temperature	.....	-65 to +150°C
$V_{REF(+)}$ & $V_{REF(-)}$	.....	GND -0.5 to $V_{DD}$ +0.5 V	Lead Temperature (Soldering 10 seconds)	.....	+300°C
$V_{IN}$	.....	GND -0.5 to $V_{DD}$ +0.5 V	Package Power Dissipation Rating to 75°C		
All Inputs	.....	GND -0.5 to $V_{DD}$ +0.5 V	CDIP, PDIP, SOIC, LCC	.....	1000mW
All Outputs	.....	GND -0.5 to $V_{DD}$ +0.5 V	Derates above 75°C	.....	14mW/°C

### NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100 $\mu$ s.




Figure 1. MP7684 Timing Diagram




Figure 2. Output Enable/Disable Timing Diagram

3




Figure 3. DNL Measurement




Figure 4. INL Error Calculation




Figure 5. Analog Input Equivalent Circuit

## THEORY OF OPERATION

### Analog-to-Digital Conversion

The MP7684A converts analog voltages into 256 digital codes by encoding the outputs of 255 comparators. A 256th comparator is used to generate the overflow bit. The conversion is synchronous with the clock and is accomplished in 1.5 clock periods. Data is transferred from the comparator latches to the output registers each clock period at the same time the input is sampled.

The clock signal generates the two internal phases,  $\phi_B$  (CLK high = balance) and  $\phi_S$  (CLK low = sample).  $\phi_B$  connects the comparators to the reference tap points.  $\phi_S$  connects the comparators to the analog input voltage.

The reference resistance ladder is a series of 257 resistors. The first and the last resistor of the ladder are half the value of the others so that the following relations apply:

$$R_{REF} = 256 * R \quad V_{REF} = V_{REF(+)} - V_{REF(-)} = 256 * LSB$$




Figure 6. MP7684A Comparator

The MP7684A comparators use the balance phase ( $\phi_B$ ) to charge one plate of the capacitors to the reference ladder tap point ( $V_{TAP}$ ) and the other to the inverter/comparator trigger point. During the sample phase ( $\phi_S$ ) one plate of the capacitors switches to  $V_{IN}$ . The change in voltage ( $V_{IN} - V_{TAP}$ ) transfers across the capacitor and forces the inverter into one of the two possible logic states. A latch (connected to the comparator during  $\phi_S$ ) restores and propagates the digital level to the encode logic.

The rising edge of the CLK input marks the end of the sampling phase ( $\phi_S$ ). Internal delay of the clock circuitry will delay the actual instant when  $\phi_S$  disconnects the latch from the comparator. This delay is called aperture delay ( $t_{AP}$ ).

The aperture delay is not constant but it changes from one cycle to the next. Internal thermal noise, power supply noise and slow input clock edges are major contributors to this variation. The aperture jitter ( $t_{AJ}$ ) is the variation of the aperture delay distribution.

This uncertainty shows as digital code errors if the input slew rate multiplied by  $t_{AJ}$  is of the same order of magnitude as the

LSB. That is, if  $(dv/dt) * t_{AJ} = V_{REF}/256$  an internal logic error of one LSB of error results.

### Accuracy of Conversion: DNL and INL

The transfer function for an ideal A/D converter is shown in Figure 7.




Figure 7. Ideal A/D Transfer Function

The overflow transition ( $V_{0FW}$ ) takes place at:

$$V_{IN} = V_{0FW} = V_{REF(+)} - 0.5 * LSB$$

The first and the last transitions for the data bits take place at:

$$V_{REF} = (V_{REF(+)} - V_{REF(-)})$$

$$V_{IN} = V_{01} = V_{REF(-)} + 0.5 * LSB$$

$$V_{IN} = V_{FF} = V_{REF(-)} - 1.5 * LSB$$

$$LSB = V_{REF} / 256 = (V_{FF} - V_{01}) / 254$$

Note that the overflow transition is a flag and has no impact on the data bits.




Figure 8. Real A/D Transfer Curve

In a "real" converter the code-to-code transitions do not fall exactly every  $V_{REF}/256$  volts.

A positive DNL (Differential Non Linearity) error means that the real width of a particular code is larger than 1 LSB. This error is measured in fractions of LSB's.

A Max DNL specification guarantees that ALL code widths (DNL errors) are between the stated value. A specification of





Max DNL = ± 0.5 LSB means that all codes are within 0.5 and 1.5 LSB. If V<sub>REF</sub> = 4.096 V then 1 LSB = 16mV and every code width is between 8 and 24 mV.

The formulas for Differential Non-linearity (DNL), Integral Non-Linearity (INL) and zero and full scale errors (EFS, EFS) are:

$$DNL(01) = V02 - V01 - LSB$$

: : :

$$DNL(FE) = VFF - VFE - LSB$$

$$EFS(\text{full scale error}) = V_{REF(+)} - 1.5 * LSB - V_{FF}$$

$$EFS(\text{zero scale error}) = V_{REF(-)} + 0.5 * LSB - V01$$

Figure 4. shows the zero scale and full scale error terms.

Systems that adjust the V<sub>REF</sub> voltages to correct for EFS and EZS only increase the accuracy at the two extreme points. In the MP7684A, such adjustments have little impact at frequencies lower than 10 MHz. Refer to the characterization data for temperature and frequency dependence.

Figure 4. gives a visual definition of the INL error. The chart shows a 3 bit converter transfer curve with greatly exaggerated DNL errors to show the deviation of the real transfer curve from the ideal one.

After a tester has measured all the transition voltages, a line is drawn parallel to the ideal transfer line. By definition the Best Fit Line makes equal the positive and the negative INL errors. This may change an INL of -1 to +2 LSB's relative to the Ideal Line into a ±1.5 relative to the Best Fit Line.




Figure 9. Relationship of Data to Clock

## Clock Timing

A system will clock the MP7684A continuously or it will give clock pulses intermittently when a conversion is desired. The timing of Figure 9. keeps the MP7684A comparators in balance and ready to sample the analog input. This mode draws the most current from V<sub>DD</sub>. The timing of Figure 9. leaves the comparator inputs floating (and AC coupled to the V<sub>IN</sub> input) and a balance phase is needed before a valid sampling phase. In this mode, I<sub>oo</sub> varies because of the floating comparator inputs.

## Analog Input

The MP7684A has very flexible input range characteristics. The user sets V<sub>REF(+)</sub> and V<sub>REF(-)</sub> to two fixed voltages and then varies the input DC and AC levels to match the V<sub>REF</sub> range.

A more common use of this flexibility is to first design the analog circuitry and then to adjust the reference voltages to match the analog input range. It is good design practice to proceed with these steps:

- 1) estimate V<sub>REF</sub> range
- 2) design analog circuitry
- 3) prototype analog circuitry and debug with ADC clocked
- 4) adjust V<sub>REF</sub> range

Good driving capabilities (low resistance, high current) of circuitry driving the flash analog input are guaranteed to optimize the MP7684A performance. These have an impact above 5 MHz and they are very important above 10 MHz. Use of Current Feedback Amplifiers is an easy and cost effective way to maximize performance.

## Reference Voltages

If the input bandwidth is limited to the Nyquist region (F<sub>IN</sub> < F<sub>s</sub>/2) then the two reference voltages can be set at any two values between the supplies. V<sub>REF</sub> (their difference) can be reduced down to 1.5 volts with minor change in accuracy. If the input bandwidth exceeds F<sub>s</sub>/2 then it is recommended that V<sub>REF</sub> be lower than V<sub>DD</sub>/2.

At V<sub>REF</sub> = 1.5 V the LSB is reduced to 6mV. Further reductions show an increased error in terms of LSB (which is getting smaller) even if the error in terms of mV remains constant.

The input/output relationship as a function of V<sub>REF</sub>:

$$A_{IN} = V_{IN} - V_{REF(-)}$$

$$DATA = 256 * (A_{IN}/V_{REF})$$

- a) **Gain adjustment.** A system can increase total gain by reducing V<sub>REF</sub>.
- b) **Increasing Dynamic Range.** A system can increase dynamic range by using DACs to control V<sub>REF</sub> and by "focusing" on input ranges of interest. In digitizing "static" information (an image in a scanner) the first digitization would point to the input range in which most of the output codes fall. The system then would adjust the DACs to generate V<sub>REF(+)</sub> and

$V_{REF(-)}$  to include just the range of interest for the second and final pass.

c) **Subranging; increasing resolution.** Where practical, multiple passes at different  $V_{REF}$  ranges can increase resolution without changing hardware. A system needs to make four passes to increase the resolution to 10 bits. The merging of the data from the four passes can create DNL errors at the borders of the ranges. One solution is to "overlap" the ranges and to use software methods to properly merge the ranges.

## Digital Interfaces

The logic encodes the 255 bits into a binary code and latches the data in a D-type flip-flop for output. The inputs  $\overline{OE1}$  and  $\overline{OE2}$  control the output buffers in an asynchronous mode.



$\overline{OE1}$	$\overline{OE2}$	OFW	DB7-DB0
X	0	High Z	High Z
1	1	Valid	High Z
0	1	Valid	Valid

**Table 1. Output Enable Logic**

If another DFF follows the ADC, it is recommended that the system latches the data at the negative going edge of the clock. This will work at any frequency. If the system must latch with the

positive going edge then care must be taken to avoid the overlay of the clock edge with the changing outputs.


If a latch follows the ADC, the positive half of the clock used as enable signal guarantees stable output at the end of the enable pulse.



**Figure 10. MP7684A Functional Equivalent Circuit and Interface Timing**



## APPLICATION NOTES



Typical Circuit Connections

1. All signals should not exceed  $V_{DD} + 0.5\text{ V}$  or  $\text{GND} - 0.5\text{ V}$ .
2. Any input pin which can see a value outside the absolute maximum ratings ( $V_{DD} + 0.5\text{ V}$  or  $\text{GND} - 0.5\text{ V}$ ) should be protected by diode clamps (HP5082-2835) from input pin to the supplies. All MP7684A inputs have input protection diodes which will protect the device from short transients outside the supply ranges.
3. The design of a PC board will affect the accuracy of MP7684A. Use of wire wrap is not recommended.
4. The analog input signal ( $V_{IN}$ ) is quite sensitive and should be properly routed and terminated. It should be shielded from the clock and digital outputs to minimize cross coupling and noise pickup.
5. The analog input should be driven by a buffer op amp with as low output impedance as possible. The impedance should be less than  $25\Omega$  for clock frequencies above 10 MHz.
6. Analog and digital ground planes should be substantial and common at one point only. The ground plane should act as a shield for parasitics and not a return path for signals. To reduce noise levels, use separate low impedance ground paths.
7.  $DV_{DD}$  should not be shared with other digital circuitry.  $DV_{DD}$  should be connected to  $AV_{DD}$  next to the MP7684A.
8.  $DV_{DD}$  and  $AV_{DD}$  are connected inside the MP7684A through the N-doped silicon substrate. DC voltage differences between  $DV_{DD}$  and  $AV_{DD}$  will cause undesirable internal currents.
9. The power supplies and reference voltages should be decoupled with a ceramic ( $0.1\mu\text{F}$ ) and a tantalum ( $10\mu\text{F}$ ) capacitor as close to the device as possible.
10. The digital output should not drive long wires. The capacitive coupling and reflection will contribute noise to the conversion. When driving distant loads, buffers should be used.