

## FEATURES

- 3.3V core supply, 1.8V output supply for reduced power
- LVPECL and HSTL inputs
- 9 differential HSTL (low-voltage swing) output pairs
- HSTL outputs drive 50Ω to ground with no offset voltage
- 500MHz maximum clock frequency
- Low part-to-part skew (200ps max.)
- Low pin-to-pin skew (50ps max.)
- Available in 32-pin TQFP package




Precision Edge®

## DESCRIPTION

The SY89809L is a High-Performance Bus Clock Driver with 9 differential HSTL (High-Speed Transceiver Logic) output pairs. The part is designed for use in low-voltage (3.3V/1.8V) applications which require a large number of outputs to drive precisely aligned, ultralow skew signals to their destination. The input is multiplexed from either HSTL or LVPECL (Low-Voltage Positive-Emitter-Coupled Logic) by the CLK\_SEL pin. The Output Enable (OE) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control.

The SY89809L features low pin-to-pin skew (50ps max.) and low part-to-part skew (200ps max.)—performance previously unachievable in a standard product having such a high number of outputs. The SY89809L is available in a single space saving package, enabling a lower overall cost solution.

## LOGIC SYMBOL



## APPLICATIONS

- High-performance PCs
- Workstations
- Parallel processor-based systems
- Other high-performance computing
- Communications

## TRUTH TABLE

OE <sup>(1)</sup>	CLK_SEL	Q <sub>0</sub> – Q <sub>8</sub>	/Q <sub>0</sub> – /Q <sub>8</sub>
0	0	LOW	HIGH
0	1	LOW	HIGH
1	0	HSTL_CLK	/HSTL_CLK
1	1	LVPECL_CLK	/LVPECL_CLK


**Note:**

1. The OE (output enable) signal is synchronized with the low level of the HSTL\_CLK and LVPECL\_CLK signal.

## SIGNAL GROUPS

Level	Direction	Signal
HSTL	Input	HSTL_CLK, /HSTL_CLK
HSTL	Output	Q <sub>0</sub> – Q <sub>8</sub> , /Q <sub>0</sub> – /Q <sub>8</sub>
LVPECL	Input	LVPECL_CLK, /LVPECL_CLK
LVC MOS/LVTTL	Input	CLK_SEL, OE

## PACKAGE/ORDERING INFORMATION



32-Pin TQFP (T32-1)

Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89809LTC	T32-1	Industrial	SY89809LTC	Sn-Pb
SY89809LTC <sup>(2)</sup>	T32-1	Industrial	SY89809LTC	Sn-Pb
SY89809LTH <sup>(3)</sup>	T32-1	Industrial	SY89809LTH with Pb-Free bar line indicator	NiPdAu Pb-Free
SY89809LTH <sup>(2, 3)</sup>	T32-1	Industrial	SY89809LTH with Pb-Free bar line indicator	NiPdAu Pb-Free

## Notes:

1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25^\circ\text{C}$ , DC Electricals only.
2. Tape and Reel.
3. Pb-Free package is recommended for new designs.

## PIN DESCRIPTION

Pin Number	Pin Name	Type	Pin Function
2, 3	HSTL_CLK, /HSTL_CLK	HSTL Input	Differential clock input selected by CLK_SEL. Can be left floating if not selected. Floating input, if selected produces an indeterminate output. HSTL input signal requires external termination 50Ω to GND.
5, 6	LVPECL_CLK, /LVPECL_CLK	LVPECL Input	Differential clock input selected by CLK_SEL. Can be left floating. Floating input, if selected produces a LOW at the output (internal 75Ω pull-downs). Requires external termination. 75kΩ pull-up.
4	CLK_SEL	LVTTL Input	Selects HSTL_CLK input when LOW and LVPECL_CLK output when HIGH. 11kΩ pull-up.
8	OE	LVTTL Input	Enable input synchronized internally to prevent glitching of the Q0-Q8 and /Q0-/Q8 outputs. Must be a minimum of three clock periods wide if synchronous with the CLK inputs and must meet the $t_S$ and $t_H$ requirements (refer to AC Electrical Characteristics). If asynchronous, must be a minimum of four clock periods wide. 11kΩ pull-up.
31, 29, 27, 23, 21, 19, 15, 13, 11	Q0-Q8	HSTL Output	Differential clock outputs from HSTL_CLK when CLK_SEL = LOW and LVPECL outputs when CLK_SEL = HIGH. HSTL outputs must be terminated with 50Ω to GND. Q0-Q8 outputs are static LOW when OE = LOW. Unused output pairs may be left floating.
30, 28, 26, 22, 20, 18, 14, 12, 10	/Q0-/Q8	HSTL Output	Differential clock outputs from HSTL_CLK when CLK_SEL = LOW and LVPECL outputs when CLK_SEL = HIGH. HSTL outputs must be terminated with 50Ω to GND. /Q0-/Q8 outputs are static HIGH when OE = LOW. Unused output pairs may be left floating.
1	VCCI	VCC Core Power	Core $V_{CC}$ connected to 3.3V supply. Bypass with 0.1μF in parallel with 0.01μF low ESR capacitors as close to $V_{CCI}$ pin as possible.
9, 16, 17, 24, 25, 32	VCCO	VCC Output Power	Output Buffer $V_{CC}$ connected to 1.8V supply. Bypass with 0.1μF in parallel with 0.01μF low ESR capacitors as close to $V_{CCO}$ pins as possible. All $V_{CCO}$ pins should be connected together on the PCB.
7	GND	Ground	Ground.

**Absolute Maximum Ratings<sup>(1)</sup>**

Supply Voltage ( $V_{IN}$ )	.....	-0.5V to $V_{CCI}$
$V_{CC}$ Pin Potential to Ground Pin ( $V_{CCI}$ , $V_{CCO}$ )	.....	-0.5V to +4.0V
DC Output Current, Output HIGH ( $I_{OUT}$ )	.....	-50mA
Lead Temperature (soldering, 20 sec.)	.....	260°C
Storage Temperature ( $T_S$ )	.....	-65°C to +150°C

**Operating Ratings<sup>(2)</sup>**

Supply Voltage ( $V_{CCI}$ )	.....	+3.15V to +3.45V
( $V_{CCO}$ )	.....	+1.6V to +2.0V
Ambient Temperature ( $T_A$ )	.....	-40°C to +85°C
Package Thermal Resistance TQFP ( $\theta_{JA}$ )	.....	50°C/W
-Still-Air	.....	42°C/W
-500lfpm	.....	20°C/W
TQFP ( $\theta_{JC}$ )	.....	20°C/W

**DC ELECTRICAL CHARACTERISTICS****Power Supply**

Symbol	Parameter	$T_A = 0^\circ\text{C}$			$T_A = +25^\circ\text{C}$			$T_A = +85^\circ\text{C}$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
$V_{CCI}$	$V_{CC}$ Core	3.0	3.3	3.6	3.0	3.3	3.6	3.0	3.3	3.6	V
$V_{CCO}$	$V_{CC}$ Output	1.6	1.8	2.0	1.6	1.8	2.0	1.6	1.8	2.0	V
$I_{CCI}$	$I_{CC}$ Core	—	115	140	—	115	140	—	115	140	mA

**HSTL**

Symbol	Parameter	$T_A = 0^\circ\text{C}$			$T_A = +25^\circ\text{C}$			$T_A = +85^\circ\text{C}$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
$V_{OH}$	Output HIGH Voltage <sup>(3)</sup>	1.0	—	1.2	1.0	—	1.2	1.0	—	1.2	V
$V_{OL}$	Output LOW Voltage <sup>(3)</sup>	0.2	—	0.4	0.2	—	0.4	0.2	—	0.4	V
$V_{IH}$	Input HIGH Voltage	$V_X + 0.1$	—	1.6	$V_X + 0.1$	—	1.6	$V_X + 0.1$	—	1.6	V
$V_{IL}$	Input LOW Voltage	-0.3	—	$V_X - 0.1$	-0.3	—	$V_X - 0.1$	-0.3	—	$V_X - 0.1$	V
$V_X$	Input Crossover Voltage	0.68	—	0.9	0.68	—	0.9	0.68	—	0.9	V
$I_{IH}$	Input HIGH Current	+20	—	-350	+20	—	-350	+20	—	-350	μA
$I_{IL}$	Input LOW Current	—	—	-500	—	—	-500	—	—	-500	μA

**Notes:**

1. Permanent device damage may occur if "Absolute Maximum Ratings" are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Outputs loaded with 50Ω to ground.

**DC ELECTRICAL CHARACTERISTICS (continued)****LVPECL**

Symbol	Parameter	T <sub>A</sub> = 0°C		T <sub>A</sub> = +25°C		T <sub>A</sub> = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> - 1.165	V <sub>CC</sub> - 0.880	V <sub>CC</sub> - 1.165	V <sub>CC</sub> - 0.880	V <sub>CC</sub> - 1.165	V <sub>CC</sub> - 0.880	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> - 1.810	V <sub>CC</sub> - 1.475	V <sub>CC</sub> - 1.810	V <sub>CC</sub> - 1.475	V <sub>CC</sub> - 1.810	V <sub>CC</sub> - 1.475	V
I <sub>IH</sub>	Input HIGH Current	—	+150	—	+150	—	+150	μA
I <sub>IL</sub>	Input LOW Current	0.5	—	0.5	—	0.5	—	μA

**LVC MOS/LVTTL**



Symbol	Parameter	T <sub>A</sub> = 0°C			T <sub>A</sub> = +25°C			T <sub>A</sub> = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>IH</sub>	Input HIGH Voltage	2.0	—	—	2.0	—	—	2.0	—	—	V
V <sub>IL</sub>	Input LOW Voltage	—	—	0.8	—	—	0.8	—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current	+20	—	-250	+20	—	-250	+20	—	-250	μA
I <sub>IL</sub>	Input LOW Current	—	—	-600	—	—	-600	—	—	-600	μA


**AC ELECTRICAL CHARACTERISTICS<sup>(4)</sup>**

Symbol	Parameter	T <sub>A</sub> = 0°C			T <sub>A</sub> = +25°C			T <sub>A</sub> = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay <sup>(5)</sup>	—	1.0	—	—	1.0	—	—	1.0	—	ns
f <sub>MAX</sub>	Maximum Operating Freq. <sup>(6)</sup>	500	—	—	500	—	—	500	—	—	MHz
t <sub>SKEW</sub>	Within-Device Skew <sup>(7)</sup>	—	—	50	—	—	50	—	—	50	ps
t <sub>SKPP</sub>	Part-to-Part Skew <sup>(8)</sup>	—	—	200	—	—	200	—	—	200	ps
V <sub>PP</sub>	Minimum Input Swing <sup>(9)</sup> LVPECL_CLK	600	—	—	600	—	—	600	—	—	mV
V <sub>CMR</sub>	Common Mode Range <sup>(10)</sup> LVPECL_CLK	–1.5	—	–0.4	–1.5	—	–0.4	–1.5	—	–0.4	V
t <sub>S</sub>	OE Set-Up Time <sup>(11)</sup>	1.0	—	—	1.0	—	—	1.0	—	—	ns
t <sub>H</sub>	OE Hold Time	0.5	—	—	0.5	—	—	0.5	—	—	ns
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Time (20% – 80%)	300	—	650	300	—	650	300	—	650	ps

**Notes:**

4. Outputs loaded with 50Ω to ground. Airflow ≥ 300lfpm.
5. Differential propagation delay is defined as the delay from the crossing point of the differential input signals to the crossing point of the differential output signals.
6. Output swing greater than 450mV.
7. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device operating at the same voltage and temperature.
8. The part-to-part skew is defined as the absolute worst case difference between any two delay paths on any two devices operating at the same voltage and temperature.
9. The V<sub>PP</sub>(min.) is defined as the minimum input differential voltage which will cause no increase in the propagation delay.
10. V<sub>CMR</sub> is defined as the range within which the V<sub>IH</sub> level may vary, with the device still meeting the propagation delay specification. The numbers in the table are referenced to V<sub>CCI</sub>. The V<sub>IL</sub> level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to V<sub>PP</sub>(min.). The lower end of the CMR range varies 1:1 with V<sub>CCI</sub>. The V<sub>CMR</sub>(min) will be fixed at 3.3V – |V<sub>CMR</sub>(min)|.
11. OE set-up time is defined with respect to the rising edge of the clock. OE HIGH-to-LOW transition ensures outputs remain disabled during the next clock cycle. OE LOW-to-HIGH transition enables normal operation of the next input clock.

**OUTPUT WAVEFORMS****Figure 1. 100MHz Output Waveform****Figure 2. 300MHz Output Waveform**

**32 LEAD TQFP (T32-1)****MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.