RON

MILITARY

DRAM

256K x 1 DRAM



GENERAL DESCRIPTION

The MT1259 883C is a randomly accessed solid-state memory containing 262,144 bits organized in a x1 configuration. The 18 address bits are entered 9 bits at a time using RAS to latch the first 9 bits and CAS the latter 9 bits. If the WE pin goes LOW prior to CAS going LOW, the output pin remains open until the next CAS cycle. If WE goes LOW after data reaches the output pin, the output pin is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-MODIFY-WRITE cycle. Data in is latched when WE strobes LOW.

By holding RAS LOW, CAS may be toggled to execute several faster READ, WRITE, READ-WRITE or READ-MODIFY-WRITE cycles within the RAS address defined page boundary. Returning RAS HIGH terminates the memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing a RAS (READ, WRITE, RAS-ONLY or HIDDEN RE-FRESH) cycle so that all 256 combinations of RAS addresses are executed at least every 4ms (regardless of sequence).







TRUTH TABLE

		-		Addr	esses	
Function	RAS	CAS	WE	^t R	ťC	
Standby	н	Н	Н	х	Х	High-Z
READ	L	L	Н	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	ROW	COL	Data Out, Data In
PAGE-MODE READ	L	H→L→H	Н	ROW	COL	Data Out, Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Data In, Data In
PAGE-MODE READ-WRITE	L	H→L→H	H→L→H	ROW	COL	Data Out, Data In
RAS-ONLY REFRESH	L	н	x	ROW	n/a	High-Z
HIDDEN REFRESH	L→H→L	L	н	ROW	COL	Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	x	X	X	High-Z



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss1.5	5V to +7.0V
Storage Temperature Range	C to +150°C
Power Dissipation	
Lead Temperature (soldering 5 seconds)	300°C
Junction Temperature (Tj)	+150°C
Short Circuit Output Current	50mA
Thermal Resistance (θjc) 16-Pin DIP	50°C/W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL PERFORMANCE CHARACTERISTICS

(Notes: 4, 6, 7) (-55°C \leq T $_{C} \leq$ +110°C; Vcc = 5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Current from Vcc (Active); RAS and CAS Cycling; ^t RC = ^t RC (MIN)	ICC1		55	mA	2
Supply Current from Vcc (Active, PAGE MODE); $\overline{RAS} = V_{IL}$, \overline{CAS} Cycling; ¹ PC = ¹ PC (MIN)	ICC2		55	mA	2
Supply Current from Vcc (Standby); RAS and $\overline{CAS} = VIH$	Іссз		8	mA	2
Supply Current from Vcc (REFRESH, RAS-ONLY); RAS Cycling, CAS = Viii	ICC4		45	mA	2
Supply Current from Vcc (REFRESH, CAS-BEFORE-RAS); RAS and CAS Cycling	ICC5		55	mA	2
Output High Voltage (Iон = -5mA)	Vон	2.4		V	1
Output Low Voltage (IoL = 5mA)	Vol		0.4	V	1
Input Leakage	lн	-10	10	μΑ	
Any Input ($0V \le V_{IN} \le V_{CC}$), All Other Pins = $0V$	١L	-10	10	μΑ	
Output Leakage (0 ≤ Vout ≤ Vcc)	loz	-10	10	μΑ	

DC OPERATING CONDITIONS

(Notes: 4, 6, 7) (-55°C \leq T $_{C}$ \leq +110°C; Vcc = 5.0V $\pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Vcc Supply Voltage	Vcc	4.5	5.5	V	
Vss Power Supply and Signal Reference	Vss	0.0	0.0	V	1
High-Level Input Voltage (All Inputs)	ViH	2.4	Vcc+1	V	1
Low-Level Input Voltage (All Inputs)	ViL	-1.0	0.8	V	1

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: (A0-A8), D	Cit		5	pF	3
Input Capacitance: RAS, CAS, WE	CI2		8	pF	3
Output Capacitance: Q	Co		7	pF	3

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 4, 5, 6, 7, 8) (-55°C \leq T_C \leq +110°C; Vcc = 5.0V ±10%)

AC CHARACTERISTICS		-	10	-	12	-	15		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	195	-	220		250		ns	
READ-MODIFY-WRITE cycle time	^t RWC	230		250		275		ns	18
PAGE MODE cycle time	^t PC	90		100		120		ns	18
Access time from RAS	^t RAC		100		120		150	ns	9
Access time from CAS	^t CAC		50		60		75	ns	10
RAS pulse width	^t RAS	100	10,000	120	10,000	150	10,000	ns	-
CAS pulse width	^t CAS	50	10,000	60	10,000	75	10,000	ns	1
RAS precharge time	^t RP	80		90		90		ns	
RAS hold time	tRSH	50		60		75		ns	1
RAS to CAS delay time	^t RCD	30	50	30	60	30	75	ns	20
CAS precharge time	^t CPN	25		25		30		ns	18
CAS precharge time (PAGE MODE)	¹ CP	30		30		35		ns	11
CAS to RAS setup time	tCRP	5		5		5		ns	
CAS hold time	tCSH	110		120	1	150	1	ns	
Row address setup time	tASR	0		0	1	0	1	ns	18
Row address hold time	^t RAH	15		20		20	1	ns	
Column address setup time	tASC	0		0		0		ns	18
Column address hold time	^t CAH	20		30		30		ns	
Column address hold time	¹ AR	70		80		100	1	ns	
referenced to RAS								_	
Read command setup time	¹ RCS	0		0		0		ns	18
Read command hold time	^t RCH	0		0		0		ns	18
referenced to CAS									
Read command hold time	^t RRH	10	-	10	1	10		ns	
referenced to RAS							l l		
Output disable delay	^t OFF	0	40	0	40	0	40	ns	12
Write command setup time	tWCS	0		0	<u> </u>	0	1	ns	13
Write command hold time	1WCH	35		40	1	45	1	ns	
Write command hold time	1WCR	85		100		120		ns	
referenced to RAS									
Write command pulse width	^t WP	35	1	40		45		ns	
Write command to RAS lead time	^t RWL	35		40		45		ns	
Write command to CAS lead time	tCWL	35		40		45		ns	
Data-in setup time	^t DS	0		0		0		ns	14, 18
Data-in hold time	^t DH	35		40		45		ns	14
Data-in hold time	^t DHR	85		100		120		ns	
referenced to RAS					1				
CAS to write delay	^t CWD	40	1 1	50	1	60		ns	13, 18
RAS to write delay	^t RWD	90		110	1	135	1	ns	13, 18
Transition time (rise or fall)	tT.	3	100	3	100	3	100	ns	18
CAS setup time	^I CSR	10		10		10	1	ns	15
(CAS-BEFORE-RAS REFRESH)									
CAS hold time	^t CHR	20		25	11	30	1	ns	15
(CAS-BEFORE-RAS REFRESH)									
Refresh period (256 cycles distributed)	tREFD		4		4		4	ms	16
Refresh period (256 cycles burst)	tREFB		4		4		4	ms	17
RAS to CAS precharge time	tRPC	0		0	†	0		ns	18
······································		·			<u>اا</u>			-	·



NOTES

- 1. Vss is common for all voltages.
- 2. Specified values are obtained with the output load equal to 2TTL loads and 100pF to Vss.
- 3. This parameter is sampled, not 100% tested. Capacitance is measured with Vcc = 5.0V, f = 1MHz at less than 50mVrms, $T_A = 25^{\circ}C \pm 3^{\circ}C$, Vbias = 2.4V applied to each input and output individually with remaining inputs and outputs open.
- 4. An initial pause of 100µs is required after power-up followed by any eight RAS cycles, (READ, WRITE, READ-MODIFY-WRITE, RAS REFRESH) before proper device operation is assured.
- AC characteristics assume transition time (^tT) = 5ns. This parameter is not measured.
- 6. VIL (MAX) and VIH (MIN) are reference levels for measuring timing of input signals. Transition times are measured between VIL and VIH.
- In addition to meeting the transition rate specification, all input signals must transit between VIL and VIH (or between VIH and VIL) in a monotonic manner.
- If CAS = VIH, data output is High-Z. If CAS = VIL, data output may contain data from the last valid READ cycle.
- 9. Assumes that ${}^{t}RCD < {}^{t}RCD$ (MAX).
- 10. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 11. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for ⁴CP. Note 8 applies to determine valid data out.
- 12. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition. ^tOFF (MAX) is not referenced to VOH or VOL.
- ^tWCS, ^tCWD and ^tRWD are restrictive operating parameters in READ-WRITE and READ-MODIFY-

WRITE cycles only. If ${}^{t}WCS \ge {}^{t}WCS$ (MIN) the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ${}^{t}CWD \ge {}^{t}CWD$ (MIN) and ${}^{t}RWD \ge {}^{t}RWD$ (MIN) the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until CAS goes back to VIH) is indeterminate.

- 14. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and to the WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 15. Enable on-chip refresh and address counters.
- 16. A 256-cycle distributed refresh consists of an address location refresh cycle being performed within 15.625μS so that all 256 RAS address combinations are executed within 4ms (regardless of sequence). Micron recommends distributed refresh.
- 17. A 256-cycle burst refresh consists of refreshing, as rapidly as minimum cycle time allows, all 256 combinations of RAS addresses (regardless of sequence). The refresh mode must be executed within 4ms.
- 18. This parameter is a "conditionally" guaranteed parameter that is specified to aid with device application. It is not directly verified by a specific test but is used, with several other parameters, in the performance verification of other attributes.
- 19. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{WE} = LOW$.
- 20. Operation within the ¹RCD (MAX) limit ensures that ¹RAC (MAX) can be met. ¹RCD (MAX) is specified as a reference point only; if ¹RCD is greater than the specified ¹RCD (MAX) limit, then access time is controlled exclusively by ¹CAC.



READ CYCLE



EARLY-WRITE CYCLE



DRAM



READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



PAGE-MODE READ CYCLE





PAGE-MODE EARLY-WRITE CYCLE











ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
NTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

* PDA applies to subgroups 1 and 7.

** Subgroup 4 shall be measured only for initial qualification and after process or design changes which may affect input or output capacitance.