



L8560 Low-Power SLIC with Ringing for ISDN TA, Pair Gain, and Cable Telephony

Features

- Ideal for ISDN terminal adaptors, pair gain, and cable telephony applications
- Low active power (typical 167 mW during on-hook transmission)
- Sleep state for low idle power (88 mW)
- Quiet Tip/Ring polarity reversal
- Auxiliary input for second battery, and internal switch to enable its use to save power in short telephone loops
- Per line ringing available for short loops
- Supports meter pulse injection
- Spare op amp (44-pin PLCC package only)
- -24 V to -65 V power supply operation
- Distortion-free full duplex from 0 mA dc loop current on-hook transmission
- Convenient operating states:
 - Forward powerup
 - Polarity reversal powerup
 - Forward sleep
 - Ground start
 - Disconnect
- Adjustable supervision functions:
 - Off-hook detector with longitudinal rejection
 - Ground key detector with longitudinal rejection
 - Ring trip detector
- Independent, adjustable, dc and ac parameters:
 - dc feed resistance (44-pin PLCC version)
 - Loop current limit
 - Termination impedance
- Thermal protection
- 32-pin PLCC or 44-pin PLCC packaging

Description

The L8560 full-feature, low-power subscriber loop interface circuit (SLIC) is optimized for low power consumption while providing an extensive set of fea-

tures. This part is ideal for ISDN terminal adaptors applications and short loop power-sensitive applications such as pair gain and cable telephony. This part is also designed for PBX, DLC, or CO applications.

The SLIC includes an auxiliary battery input and a battery switch. In short loop applications, SLICs can be used in high battery to present a high on-hook voltage, then switched to low battery to reduce off-hook power.

To help minimize the required auxiliary battery voltage, the dc feed resistance and overhead voltage are set at 55 Ω and 6.7 V, respectively. This allows an undistorted on-hook transmission of a 3.14 dBm signal into a 900 Ω loop impedance.

The device offers the reverse battery function. Using the reverse battery, the device can provide a balanced power ring signal to Tip and Ring. In this mode of operation, the battery switch is used to apply a high-voltage battery during ringing and a lower voltage battery during the talk and idle states. Also included in the L8560 is a dc current-limit switch, which increases the dc current limit during power ringing. In addition, dc overhead voltage is reduced during the ring state. With the battery and current-limit switches, and overhead reduction, the L8560 can provide sufficient power to ring a true North American 5 REN load of 1386 Ω + 40 μ F.


The device offers ring trip and loop closure supervision. It also includes the ground start state and ring ground detection. A summing node for meter pulse injection to 2.2 Vrms is also included. The 44-pin PLCC version also has a spare uncommitted op amp, which may be used for ac gain setting or meter pulse filtering.

The L8560 requires +5 V and battery to operate. The L8560 does not require an additional -5 V supply. It is built in a 90 V complementary bipolar process. The device is available in a 32-pin PLCC or a 44-pin PLCC package.

Table of Contents

Content	Page
Features	1
Description	1
Pin Information	4
Functional Description	6
Absolute Maximum Ratings	7
Recommended Operating Conditions	7
Electrical Characteristics	8
Ring Trip Requirements	12
Test Configurations	13
Applications	15
Characteristic Curves	15
dc Applications	17
Battery Feed	17
Overhead Voltage	18
Adjusting Overhead Voltage	19
Adjusting dc Feed Resistance	19
Adjusting Overhead Voltage and dc Feed Resistance Simultaneously	19
Loop Range	20
Off-Hook Detection	20
Ring Ground Detection	20
Power Derating	21
Battery Switch	22
Power Ringing	22
Ringing SLIC Balanced Ring Signal Generation	22
Crest Factor	24
Power Ringing Load	25
Current-Limit Switch	25
Ring Trip	26
Reference Designs for ISDN TA Applications	28
Design Considerations	30
Unbalanced Bused Ring Signal Application	32
Ring Trip Detection	32
ac Design	36
First-Generation Codecs	36
Second-Generation Codecs	36
Third-Generation Codecs	36
Outline Diagrams	39
32-Pin PLCC	39
44-Pin PLCC	40
Ordering Information	41


Description (continued)




12-2569 b (C)

Figure 1. Functional Diagram

Pin Information



12-2548.c (C)



12-2548.f (C)

Figure 2. 32-Pin Diagram (PLCC Chip)

Figure 3. 44-Pin Diagram (PLCC Chip)

Table 1. Pin Descriptions

32-Pin	44-Pin	Symbol	Type	Description
9	1	DCOUT	O	This output is a voltage that is directly proportional to the absolute value of the differential Tip/Ring current.
10	2	IPROG	I	Current-Limit Program Input. A resistor to DCOUT sets the dc current limit of the device.
11	3	CF2	—	Filter Capacitor 2. Connect a 0.1 μ F capacitor from this pin to AGND.
12	4	CF1	—	Filter Capacitor 1. Connect a 0.47 μ F capacitor from this pin to pin CF2.
—	5	SN	I	Summing Node. The inverting input of the uncommitted operational amplifier. A resistor or network to XMT sets the gain (44-pin PLCC only).
—	6	XMT	O	Transmit ac Output Voltage. The output of the uncommitted operational amplifier (44-pin PLCC only).
13	7	RTSN	I	Ring Trip Sense Negative. Connect this pin to the ringing generator signal through a high-value resistor.
14	8	RTSP	I	Ring Trip Sense Positive. Connect this pin to the ring relay and the ringer series resistor through a high-value resistor.
—	9	NC	—	No Connection. May be used as a tie point.
15	10	AGND	—	Analog Signal Ground.
—	11	NC	—	No Connection. May be used as a tie point.
16	12	VCC	—	5 V Power Supply.
17	13	VBAT1	—	Battery Supply. Negative high-voltage battery, higher in magnitude than VBAT2.

Pin Information (continued)

Table 1. Pin Descriptions (continued)

32-Pin	44-Pin	Symbol	Type	Description
18	14	V _{BAT2}	—	Auxiliary Battery Supply. Negative high-voltage battery, lower in magnitude than V _{BAT1} , used to reduce power dissipation on short loops.
19	15	B _{GN} D	—	Battery Ground. Ground return for the battery supply.
20	16	R _G DE _T	O	Ring Ground Detect. When high, this open-collector output indicates the presence of a ring ground. To use, connect a 100 kΩ resistor to V _{CC} .
21	17	I _{CM}	I	Common-Mode Current Sense. To program ring ground sense threshold, connect a resistor to V _{CC} and connect a capacitor to A _{GN} D to filter 50/60 Hz. If unused, the pin should be connected to ground.
22	18	B _S 2	—	Battery Switch Slowdown. Connect a 0.1 μF capacitor to pin B _S 1.
23	19	B _S 1	—	Battery Switch Slowdown. Connect a 0.1 μF capacitor to pin B _S 2.
—	20	N _C	—	No Connection. May be used as a tie point.
—	21	N _C	—	No Connection. May be used as a tie point.
24	22	P _T	I/O	Protected Tip. The output of the tip driver amplifier and input to loop sensing. Connect to loop through overvoltage protection.
25	23	P _R	I/O	Protected Ring. The output of the ring driver amplifier and input to loop sensing circuitry. Connect to loop through overvoltage protection.
—	24	N _C	—	No Connection. May be used as a tie point.
26	25	B ₂	I	State Control Input. B ₀ , B ₁ , B ₂ , and B _R determine the state of the SLIC. See Table 2.
27	26	B ₁	I	State Control Input. B ₀ , B ₁ , B ₂ , and B _R determine the state of the SLIC. See Table 2.
28	27	B ₀	I	State Control Input. B ₀ , B ₁ , B ₂ , and B _R determine the state of the SLIC. See Table 2.
29	28	B _R	I	State Control Input. B ₀ , B ₁ , B ₂ , and B _R determine the state of the SLIC. See Table 2.
—	29	N _C	—	No Connection. May be used as a tie point.
—	30	N _C -N _T P	—	No Connection. May NOT be used as a tie point.
—	31	N _C	—	No Connection. May be used as a tie point.
30	32	T _G	—	Transmit Gain. Connect a 4320 Ω resistor from this pin to V _T X.
31	33	V _T X	O	The voltage at this pin is directly proportional to the differential Tip/Ring current.
32	34	T _X I	—	ac/dc Separation. Connect a 0.1 μF capacitor from this pin to V _T X.
1	35	N _S T _A T	O	Loop Detector Output/Ring Trip Detector Output. This output is a "wired or" of the N _L C/N _R DE _T outputs. When low, this logic output indicates that an off-hook condition exists or that ringing has been tripped.
3	37	V _I T _R	O	This output is a voltage that is directly proportional to the differential ac Tip/Ring current.
4	38	R _C V _P	I	Receive ac Signal Input (Noninverting). This high-impedance input controls the ac differential voltage on Tip and Ring.
5	39	R _C V _N	I	Receive ac Signal Input (Inverting). This high-impedance input controls the ac differential voltage on Tip and Ring.

Pin Information (continued)

Table 1. Pin Descriptions (continued)

32-Pin	44-Pin	Symbol	Type	Description
—	40	NC	—	No Connection. May be used as a tie point.
6	41	FB2	—	Polarity Reversal Slowdown. Connect a capacitor to ground.
7	42	FB1	—	Polarity Reversal Slowdown. Connect a capacitor to ground.
8	43	LCTH	I	Loop Closure Threshold Input. Connect a resistor to DCOUT to set off-hook threshold.
—	44	DCR	I	dc Resistance. Short to analog ground for dc feed resistance of 55 Ω . The dc feed resistance can be increased to a nominal 760 Ω by shorting DCR to DCOUT. Intermediate values can be set by a simple resistor divider from DCOUT to ground with the tap at DCR (44-pin PLCC only).

Functional Description

Table 2. Input State Coding

B0	B1	B2	BR	State/Definition
1	1	0	1	Powerup, Forward Battery. Pin PT is positive with respect to PR. V _{BAT2} is applied to the Tip/Ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low. Current limit set per R _{prog} = 0.555 I _{LIM} .
1	0	0	1	Powerup, Reverse Battery. Pin PR is positive with respect to pin PT. V _{BAT2} is applied to the Tip/Ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low. Current limit set per R _{prog} = 0.555 I _{LIM} .
1	1	1	1	Powerup, Forward Battery. Pin PT is positive with respect to PR. V _{BAT1} is applied to the Tip/Ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low. Current limit set per R _{prog} = 0.555 I _{LIM} .
1	0	1	1	Powerup, Reverse Battery. Pin PR is positive with respect to pin PT. V _{BAT1} is applied to the Tip/Ring drive amplifiers. On-hook transmission capability. All supervision active—an off-hook condition or a ring trip causes output NSTAT to go low. Current limit set per R _{prog} = 0.555 I _{LIM} .
0	1	1	1	Ground Start. Tip drive amplifier is turned off. The device presents a high impedance (>100 K) to pin PT and a current-limited battery (V _{BAT1}) to pin PR. Output pin RGDET indicates current flowing in the ring lead.
0	0	1	1	Low-Power Scan. Except for off-hook supervision, all circuits are shutdown to conserve power. Only the off-hook detector affects output pin NSTAT. V _{BAT1} is applied to the Tip/Ring drive amplifiers. Pin PT is positive with respect to pin PR. On-hook transmission is disabled.
0	0	0	1	Forward Disconnect. The Tip and Ring amplifiers are turned off and the SLIC goes into a high-impedance state (>100 K). V _{BAT2} is applied to the SLIC.
1	1/0	1	0	Ring State. SLIC is powered up. V _{BAT1} is applied to the Tip and Ring amplifiers. Current limit is increased (and set per R _{PROG} = 0.198 I _{LIM}). Overhead voltage is reduced to approximately 1.5 V. These conditions are necessary to supply sufficient power to drive a true North American 5 REN ringing load (1386 Ω + 40 μ F). Loop closure detector is disabled—only the Ring Trip detector affects output pin NSTAT. To apply a balanced ring signal to pins PR and PT, apply a 0 V to 5 V square wave to input pin B1. Ringing frequency is the frequency of the input wave at B1. To shape the ring signal at pins PR and PT, connect a capacitor from pin FB1 to ground and from pin FB2 to ground.

Functional Description (continued)

Table 3. Supervision Coding

Pin NSTAT	Pin RGDET
0 = off-hook or Ring trip	1 = Ring ground
1 = on-hook and no Ring trip	0 = no Ring ground

Absolute Maximum Ratings (T_A = 25 °C)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Value	Unit
5 V Power Supplies	V _{CC}	7.0	V
Battery (Talking) Supplies	V _{BAT1} , V _{BAT2}	-70	V
V _{BAT2} Magnitude	V _{BAT2}	V _{BAT1} + 0.4	V
Logic Input Voltage	—	-0.5 to +7.0	V
Analog Input Voltage	—	-7.0 to +7.0	V
Maximum Junction Temperature	T _J	165	°C
Storage Temperature Range	T _{stg}	-40 to +125	°C
Relative Humidity Range	RH	5 to 95	%
Ground Potential Difference (BGND to AGND)	—	±3	V
PT or PR Fault Voltage (dc)	V _{PT} , V _{PR}	(V _{BAT1} - 5) to +3	V
PT or PR Fault Voltage (10 x 1000 μs)	V _{PT} , V _{PR}	(V _{BAT1} - 15) to +15	V
Current into Ring Trip Inputs	I _{RTSP} , I _{RTSN}	±240	μA

Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the device ratings. Some of the known examples of conditions that cause such potentials during powerup are 1) an inductor connected to Tip and Ring can force an overvoltage on V_{BAT} through the protection devices if the V_{BAT} connection chatters, and 2) inductance in the V_{BAT} lead could resonate with the V_{BAT} filter capacitor to cause a destructive overvoltage.

Recommended Operating Conditions

Parameter	Min	Typ	Max	Unit
Ambient Temperature	-40	—	85	°C
Loop Closure Threshold-detection Programming Range	5	10	I _{LIM}	mA
dc Loop Current-limit Programming Range	5	40	50	mA
On- and Off-hook 2-wire Signal Level (@ Z _{LOOP} = 200 Ω)	—	—	2.2	V _{rms}
ac Termination Impedance Programming Range	150	600	1300	Ω
V _{BAT1}	-24	-48	-65	V
V _{BAT2}	-16	-28	V _{BAT1}	V
V _{CC}	4.5	5.0	5.5	V
dc Feed Resistance Programming Range (excl. RP)	55	55	760	Ω

Electrical Characteristics

Minimum and maximum values are testing requirements. Typical values are characteristics of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements. Minimum and maximum values apply across the entire temperature range (-40 °C to +85 °C) and entire battery range unless otherwise specified. Typical is defined as 25 °C, $V_{CC} = 5.0$ V, $V_{BAT1} = -48$ V, $V_{BAT2} = -25.5$ V. Positive currents flow into the device. Test circuit is Figure 5 unless noted.

Table 4. Power Supply

Parameter	Min	Typ	Max	Unit
Power Supply Rejection 500 Hz to 3 kHz (See Figures 5, 6, 15, and 16.) ¹				
V_{CC} (1 kHz)	35	—	—	dB
V_{BAT1}, V_{BAT2} (500 Hz—3 kHz)	45	—	—	dB
Thermal Protection Shutdown (T_{jc})	—	165	—	°C
Thermal Resistance, Junction to Ambient (θ_{JA}) Still Air 44-pin PLCC	—	47	—	°C/W
Thermal Resistance, Junction to Ambient (θ_{JA}) Still Air 32-pin PLCC	—	60	—	°C/W
Power Supply—Powerup, No Loop Current, dc Supplies at Typical Values				
I_{CC}	—	6.3	7.2	mA
I_{BAT1} ($B2 = 1$)	—	2.8	3.3	mA
I_{BAT2} ($B2 = 0$)	—	2.6	3.2	mA
Power Supply—Low-power Scan, Forward Bat, No Loop Current				
I_{CC}	—	4.5	5.2	mA
I_{BAT} ($V_{BAT} = -48$ V)	—	1.3	1.6	mA
Power Dissipation ($V_{BAT} = -48$ V)	—	88	103	mW

1. This parameter is not tested in production. It is guaranteed by design and device characterization.

Electrical Characteristics (continued)

Table 5. 2-Wire Port

Parameter	Min	Typ	Max	Unit
Tip or Ring Drive Current = dc + Longitudinal + Signal Currents	65	—	—	mA
Signal Current	15	—	—	mArms
Longitudinal Current Capability per Wire ¹	8.5	15	—	mArms
dc Loop Current Limit ² R _{LOOP} = 100 Ω	—	I _{LIM}	—	mA
Programmability Range	5	—	50	mA
Accuracy (20 mA < I _{LIM} < 40 mA) BR = +5 V	—	—	±12	%
Powerup Open Loop Voltage Levels				
Differential Voltage – V _{BAT2}	V _{BAT2} + 7.2	V _{BAT2} + 6.7	V _{BAT2} + 6.0	V
Differential Voltage – V _{BAT1} , (V _{BAT1} = –48 V)	V _{BAT1} + 7.6	V _{BAT1} + 7.1	V _{BAT1} + 6.1	V
Ground Start State PT Resistance	100	—	—	kΩ
dc Feed Resistance (for I _{LOOP} below current limit)	—	55	80	Ω
Loop Resistance Range (3.17 dBm overload into 600 Ω; not including protection)				
I _{LOOP} = 20 mA at V _{BAT1} = –48 V	1940	—	—	Ω
I _{LOOP} = 20 mA at V _{BAT2} = –24 V	760	—	—	Ω
Longitudinal Balance, R _P Mismatched by 1.4 Ω, R _P ≥ 30 Ω	49	—	—	dB
Longitudinal to Metallic Balance— <i>IEEE</i> ³ Std. 455 (See Figure 7.) ⁴				
50 Hz to 1 kHz	64	75	—	dB
1 kHz to 3.4 kHz	58	70	—	dB
Metallic to Longitudinal Balance 200 Hz to 4 kHz	46	—	—	dB
RFI Rejection (See Figure 9.) ⁵ 0.5 V _{rms} , 50 Ω Source, 30% AM Mod. 1 kHz 500 kHz to 100 MHz	—	–55	–45	dBV

1. The longitudinal current is independent of dc loop current.
2. Current-limit I_{LIM} is programmed by a resistor, R_{PROG}, from pin I_{PROG} to AGND. I_{LIM} is specified at the loop resistance where current limiting begins (see Figure 22). Select R_{PROG} (kΩ) = 0.555 x I_{LIM} (mA) with input BR high. When input BR is low, use R_{PROG} (kΩ) = 0.198 x I_{LIM} (mA).
3. *IEEE* is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.
4. Longitudinal balance of circuit card will depend on loop series resistance matching.
5. This parameter is not tested in production. It is guaranteed by design and device characterization.

Electrical Characteristics (continued)

Table 6. Analog Pin Characteristics

Parameter	Min	Typ	Max	Unit
Differential PT/PR Current Sense (DCOUT) Gain (PT/PR to DCOUT) Offset Voltage @ I _{LOOP} = 0	— -200	-41.7 —	— 200	V/A mV
Loop Closure Detector Threshold ¹ Programming Accuracy at 10 mA	—	—	±20	%
Ring Ground Detector Threshold ² R _{ICM} = 83 kΩ Programming Accuracy	3 —	6 —	10 ±25	kΩ %
Ring Trip Comparator ³ Input Offset Voltage	—	±10	—	mV
RCVN, RCVP Input Bias Current	—	-0.2	-1	μA
Loop Closure Detector Hysteresis Variation	— —	2 15	— —	mA %
THD ³ at V _{PT/PR} = 2.2 V _{rms} , V _{OH} = 12 V, Z _T = 200 Ω (not tested in production)	—	—	-35	dB
V _I TR Output Impedance	—	5	—	Ω
V _I TR Output Offset Voltage	—	20	—	mV

1. Loop closure threshold is programmed by resistor RLCTH from pin LCTH to pin DCOUT.
2. Ring ground threshold is programmed by resistor RICM2 from pin ICM to VCC.
3. This parameter is not tested in production. It is guaranteed by design and device characterization.

Table 7. Uncommitted Op Amp Characteristics (44-Pin PLCC only)

Parameter	Min	Typ	Max	Unit
Input Offset Voltage	—	±5	—	mV
Input Offset Current	—	±10	—	nA
Input Bias Current	—	200	—	nA
Differential Input Resistance	—	1.5	—	MΩ
Output Voltage Swing (R _L = 10 kΩ)	—	±3.5	—	V _{pk}
Output Resistance (A _{vCL} = 1)	—	2.0	—	Ω
Small Signal GBW	—	700	—	kHz

Electrical Characteristics (continued)

Table 8. ac Feed Characteristics

Parameter	Min	Typ	Max	Unit
ac Termination Impedance ¹	150	—	1300	Ω
Longitudinal Impedance	—	0	—	Ω
Total Harmonic Distortion—200 Hz to 4 kHz ²				
Off-hook	—	—	0.3	%
On-hook	—	—	1.0	%
Transmit Gain, f = 1 kHz (PT/PR to VITR; see Figure 11.)	-392	-400	-408	V/A
Receive + Gain, f = 1 kHz, (RCVP to PT/PR)	7.76	8.00	8.24	—
Receive - Gain, f = 1 kHz, (RCVN to PT/PR)	-7.76	-8.00	-8.24	—
Group Delay ²	—		—	
Transmit, Powerup		1		μs
Receive		0.5		μs
Gain vs. Frequency (transmit and receive) (600 Ω termination; reference 1 kHz, 1 Vrms) ²				
200 Hz to 300 Hz	-1.00	0.0	0.05	dB
300 Hz to 3.4 kHz	-0.3	0.0	0.05	dB
3.4 kHz to 16 kHz	-3.0	-0.1	0.3	dB
16 kHz to 266 kHz	—	—	2.5	dB
Gain vs. Level (transmit and receive)(reference 0 dBV) ² -50 dB to +3 dB	-0.05	0	0.05	dB
Return Loss ³ ; 200 Hz to 500 Hz	20	24	—	dB
500 Hz to 3400 Hz	26	29	—	dB
2-wire Idle-channel Noise (600 Ω termination)				
Psophometric	—	-87	-77	dBmp
C-message	—	2	12	dBmC
3 kHz Flat	—	10	20	dBm
4-wire Idle-channel Noise; Psophometric				
C-message	—	-82	-77	dBmp
3 kHz flat	—	7	12	dBmC
3 kHz flat	—	15	20	dBm
Transhybrid Loss ³				
200 Hz to 500 Hz	21	24	—	dB
500 Hz to 3400 Hz	26	29	—	dB

1. Set by external components. Any complex impedance $R1 + R2 \parallel C$ between 150 Ω and 1300 Ω can be synthesized.
2. This parameter is not tested in production. It is guaranteed by design and device characterization.
3. Return loss and transhybrid loss are functions of device gain accuracies and the external hybrid circuit. Guaranteed performance assumes 1% tolerance external components.


Electrical Characteristics (continued)

Table 9. Logic Inputs and Outputs

Parameter	Symbol	Min	Typ	Max	Unit
Input Voltages					
Low Level (permissible range)	V_{IL}	-0.5	0.4	0.7	V
High Level (permissible range)	V_{IH}	2.0	2.4	V_{CC}	V
Input Currents					
Low Level ($V_{CC} = 5.25$ V, $V_I = 0.4$ V)	I_{IL}	-75	-115	-250	μ A
High Level ($V_{CC} = 5.25$ V, $V_I = 2.4$ V)	I_{IH}	-40	-60	-100	μ A
Output Voltages (open collector with internal pull-up resistor)					
Low Level ($V_{CC} = 4.75$ V, $I_{OL} = 360$ μ A)	V_{OL}	0	0.2	0.4	V
High Level ($V_{CC} = 4.75$ V, $I_{OH} = -20$ μ A)	V_{OH}	2.4	—	V_{CC}	V

Ring Trip Requirements


- Ringing signal:
 - Voltage, minimum 35 Vrms, maximum 100 Vrms.
 - Frequency, 17 Hz to 23 Hz.
 - Crest factor, 1.4 to 2.
- Ringing trip:
 - ≤ 100 ms (typical), ≤ 250 ms ($V_{BAT} = -33$ V, loop length = 530 Ω).
- Pretrip:
 - The circuits in Figure 4 will not cause ringing trip.



12-2572 (C)


Figure 4. Ring Trip Circuits

Test Configurations



12-2570.c (C)

Figure 5. Basic Test Circuit (44-Pin PLCC)



12-2335.a (C)


12-2336.a (C)

Figure 6. Metallic PSRR

Figure 7. Longitudinal PSRR

Lucent Technologies Inc.


Test Configurations (continued)



$$\text{LONGITUDINAL BALANCE} = 20 \log \frac{V_M}{V_S}$$

12-2584.a (C)


Figure 8. Longitudinal Balance



$$Z_{\text{LONG}} = \frac{\Delta V_{PT}}{\Delta I_{\text{LONG}}} \text{ OR } \frac{\Delta V_{PR}}{\Delta I_{\text{LONG}}}$$

12-2585 (C)


Figure 10. Longitudinal Impedance



$V_S = 0.5 \text{ Vrms } 30\% \text{ AM } 1 \text{ kHz Modulation}$
 $f = 500 \text{ kHz} - 1 \text{ MHz}$
 Device in powerup mode 600 Ohm termination

12-2586 (C)

Figure 9. RFI Rejection



$$G_{\text{XMT}} = \frac{V_{\text{XMT}}}{V_{T/R}}$$


$$G_{\text{RCV}} = \frac{V_{T/R}}{V_{\text{RCV}}}$$

12-2587 (C)

Figure 11. ac Gains


Applications

Characteristic Curves




12-2828 (C)

Figure 12. L8560 Receive Gain and Hybrid Balance vs. Frequency




12-2830 (C)

Figure 14. L8560 Typical V_{CC} Power Supply Rejection



12-2829 (C)

Figure 13. L8560 Transmit Gain and Return Loss vs. Frequency




12-2871 (C)

Figure 15. L8560 Typical V_{BAT} Power Supply Rejection

Applications (continued)


Characteristic Curves (continued)



12-3015 (C)

Notes: $V_{BAT1} = -48$ V, $I_{TR} = 1.2 \times 10^{-3} R_{LCTH}$ (kW).


Figure 16. Loop Closure Program Resistor Selection



12-3050.c (F)

Notes: $V_{BAT1} = -48$ V; $I_{LIM} = 22$ mA; $R_{dc1} = 55$ Ω .


Figure 18. Loop Current vs. Loop Voltage



12-3016 (C)

Notes: Tip lead is open; $V_{BAT1} = -48$ V.

Figure 17. Ring Ground Detection Programming




12-3051 (C)

Notes: $V_{BAT1} = -48$ V; $I_{LIM} = 22$ mA; $R_{dc1} = 55$ Ω .

Figure 19. Loop Current vs. Loop Resistance

Applications (continued)


Characteristic Curves (continued)



Notes: $V_{BAT1} = -48\text{ V}$; $I_{LIM} = 22\text{ mA}$; $R_{dc1} = 55\ \Omega$.

12-3052 (C)

Figure 20. L8560 Typical SLIC Power Dissipation vs. Loop Resistance



12-2825.a (C)

Figure 21. Power Derating

dc Applications

Battery Feed

The dc feed characteristic can be described by:

$$V_{T/R} = \frac{(|V_{BAT}| - V_{OH}) \times R_L}{R_L + 2R_P + R_{dc}}$$

$$I_L = \frac{|V_{BAT}| - V_{OH}}{R_L + 2R_P + R_{dc}}$$

where:

I_L = dc loop current.

$V_{T/R}$ = dc loop voltage.

$|V_{BAT}|$ = battery voltage magnitude.

Note: The L8560 has a battery switch circuit that allows use of a primary battery, V_{BAT1} , or an auxiliary battery, V_{BAT2} . $|V_{BAT}|$ is the battery, V_{BAT1} or V_{BAT2} , that is active. See the Battery Switch section for more information.


V_{OH} = overhead voltage. This is the difference between the battery voltage and the open loop Tip/Ring voltage.

R_L = loop resistance, not including protection resistors.

R_P = protection resistor value.

R_{dc} = SLIC internal dc feed resistance.

The design begins by drawing the desired dc template. An example is shown in Figure 22.



12-3050.c (F)

Notes: $V_{BAT1} = -48\text{ V}$; $I_{LIM} = 22\text{ mA}$; $R_{dc1} = 55\ \Omega$.

Figure 22. Loop Current vs. Loop Voltage

Applications (continued)

dc Applications (continued)

Starting from the on-hook condition and going through to a short circuit, the curve passes through two regions:

Region 1: On-hook and low loop currents. In this region, the slope corresponds to the dc resistance of the SLIC, R_{dc1} (default is 55 Ω typical). The open circuit voltage is the battery voltage less the overhead voltage of the device, V_{OH} (default is 7.1 V typical). These values are suitable for most applications, but can be adjusted if needed. For more information, see the sections entitled Adjusting dc Feed Resistance or Adjusting Overhead Voltage.

Region 2: Current limit. The dc current is limited to a value determined by external resistor R_{PROG} . This region of the dc template has a high resistance (10 k Ω).

Calculate the external resistor as follows:

$$R_{PROG} \text{ (k}\Omega\text{)} = 0.555 I_{LIM} \text{ (mA)}^*$$

* During the balanced ringing mode, the current limit is increased from the value predicted by this equation by a factor of 2.8. See the Ringing Application section for more information.

Overhead Voltage

In order to drive an on-hook ac signal, the SLIC must set up the Tip and Ring voltage to a value less than the battery voltage. The amount that the open loop voltage is decreased relative to the battery is referred to as the overhead voltage. Expressed as an equation,

$$V_{OH} = |V_{BAT}| - (V_{PT} - V_{PR})$$

Without this buffer voltage, amplifier saturation will occur and the signal will be clipped. The L8560 is automatically set at the factory to allow undistorted on-hook transmission of a 3.17 dBm signal into a 900 Ω loop impedance.


The drive amplifiers are capable of 4 Vrms minimum (V_{AMP}). So, the maximum signal the device can guarantee is:

$$V_{T/R} = 4 V \left(\frac{|Z_{T/R}|}{|Z_{T/R}| + 2R_P} \right)$$

For applications where higher signal levels are needed, e.g., periodic pulse metering, the 2-wire port of the SLIC can be programmed with pin DCR (pin DCR is not available in the 32-pin PLCC package). The first step is to determine the amount of overhead voltage needed. The peak voltage at output of Tip and

Ring amplifiers is related to the peak signal voltage by:

$$\hat{V}_{amp} = \hat{V}_{T/R} \left(1 + \frac{2R_P}{|Z_{T/R}|} \right)$$



12-2563 (C)

Figure 23. SLIC 2-Wire Output Stage

In addition to the required peak signal level, the SLIC needs about 2 V from each power supply to bias the amplifier circuitry. It can be thought of as an internal saturation voltage. Combining the saturation voltage and the peak signal level, the required overhead can be expressed as:

$$\begin{aligned} V_{OH} &= V_{SAT} + \left(1 + \frac{2R_P}{|Z_{T/R}|} \right) \hat{V}_{T/R} \\ &= V_{SAT} + \left(1 + \frac{2R_P}{|Z_{T/R}|} \right) \sqrt{\frac{2|Z_{T/R}|}{1000}} \times 10^{dBm/20} \end{aligned}$$

where V_{SAT} is the combined internal saturation voltage between the Tip/Ring amplifiers and V_{BAT} (4.0 V typ.). R_P (Ω) is the protection resistor value. $Z_{T/R}$ (Ω) is the ac loop impedance.

Example 1, On-Hook Transmission of a Meter Pulse:

Signal level: 2.2 Vrms into 200 Ω
35 Ω protection resistors
 $I_{LOOP} = 0$ (on-hook transmission of the metering signal)

$$\begin{aligned} V_{OH} &= 4.0 + \left(1 + \frac{2 \times 35}{200} \right) \sqrt{2} (2.2) \\ &= 8.2 \text{ V} \end{aligned}$$


Applications (continued)

dc Applications (continued)

Accounting for V_{SAT} tolerance of 0.5 V, a nominal overhead of 8.7 V would ensure transmission of an undistorted 2.2 V metering signal.

Adjusting Overhead Voltage

To adjust the open loop 2-wire voltage, pin DCR (44-pin PLCC only) is programmed at the midpoint of a resistive divider from ground to either -5 V or V_{BAT} . In the case of -5 V, the overhead voltage will be independent of the battery voltage. Figure 24 shows the equivalent input circuit to adjust the overhead.



12-2562 (C)


Figure 24. Equivalent Circuit for Adjusting the Overhead Voltage

The overhead voltage is programmed by using the following equation:

$$\begin{aligned} V_{OH} &= 7.1 - 18.18 V_{DCR} \\ &= 7.1 - 18.18 \left(-5 \times \left(\frac{R_1 \parallel 5.5 \text{ k}\Omega}{R_2 + R_1 \parallel 5.5 \text{ k}\Omega} \right) \right) \\ &= 7.1 + 90.9 \left(\frac{R_1 \parallel 5.5 \text{ k}\Omega}{R_2 + R_1 \parallel 5.5 \text{ k}\Omega} \right) \end{aligned}$$

Adjusting dc Feed Resistance

The dc feed resistance may be adjusted with the help of Figure 25.




12-2560 (C)

Figure 25. Equivalent Circuit for Adjusting the dc Feed Resistance

$$\begin{aligned} R_{DC} &= 55 \Omega + 705 \Omega \frac{\Delta V_{DCR}}{\Delta V_{DCOUT}} \\ &= 55 \Omega + 705 \Omega \left(\frac{R_1 \parallel 5.5 \text{ k}\Omega}{R_3 + R_1 \parallel 5.5 \text{ k}\Omega} \right) \end{aligned}$$

Adjusting Overhead Voltage and dc Feed Resistance Simultaneously

The above paragraphs describe the independent setting of the overhead voltage and the dc feed resistance. If both need to be set to customized values, combine the two circuits as shown in Figure 26.



12-2561 (C)

Figure 26. Adjusting Both Overhead Voltage and dc Feed Resistance

Applications (continued)

dc Applications (continued)

This is a equivalent circuit for adjusting both the dc feed resistance and overhead voltage together.

The adjustments can be made by simple superposition of the overhead and dc feed equations:

$$V_{OH} = 7.1 + 40 \left(\frac{R_1 \parallel 5.5 \text{ k}\Omega \parallel R_3}{R_2 + R_1 \parallel 5.5 \text{ k}\Omega \parallel R_3} \right)$$

$$R_{dc} = 55 \text{ k}\Omega + 705 \Omega \left(\frac{R_1 \parallel 5.5 \text{ k}\Omega}{R_3 + R_1 \parallel 5.5 \text{ k}\Omega} \right)$$

When selecting external components, select R1 on the order of 5 kΩ to minimize the programming inaccuracy caused by the internal 25 kΩ resistor. Lower values can be used; the only disadvantage is the power consumption of the external resistors.

Loop Range

The equation below can be rearranged to provide the loop range for a required loop current:

$$R_L = \frac{|V_{BAT}| - V_{OH}}{I_L} - 2R_P - R_{dc}$$

Off-Hook Detection

The loop closure comparator has built-in longitudinal rejection, eliminating the need for an external 60 Hz filter. This applies in both powerup and low-power scan states. The loop closure detection threshold is set by resistor RLCTH. Referring to Figure 27, NLC is high in an on-hook condition (ITR = 0, VDCOUT = 0), and VLCTH = 0.05 mA x RLCTH. The off-hook comparator

goes low when VLCTH crosses zero and then goes negative:

$$\begin{aligned} V_{LCTH} &= 0.05 \text{ mA} \times R_{LCTH} + V_{DCOUT} \\ &= 0.05 \times R_{LCTH} - 0.04167 \text{ V/mA} \times I_{TR} \\ R_{LCTH}(\text{k}\Omega) &= 0.833 I_{TR} (\text{mA}) \end{aligned}$$




Figure 27. Off-Hook Detection Circuit

Ring Ground Detection

Pin ICM sinks a current proportional to the longitudinal loop current. It is also connected to an internal comparator whose output is pin RGDET. In a ground start application where Tip is open, the Ring ground current is half differential and half common mode. In this case, to set the Ring ground current threshold, connect a resistor Ricm from pin ICM to Vcc. Select the resistor according to the following relation:

$$R_{ICM}(\text{k}\Omega) = \frac{V_{CC} \times 120}{I_{RG}(\text{mA})}$$

The above equation is shown graphically in Figure 17. It applies for the case of Tip open. The more general equation can be used in ground key application to detect a common-mode current Icm:

$$R_{ICM}(\text{k}\Omega) = \frac{V_{CC} \times 60}{I_{CM}(\text{mA})}$$

Applications (continued)

Power Derating

Thermal considerations can affect the choice of 32-pin PLCC or 44-pin PLCC package. Operating temperature range, maximum current limit, maximum battery voltage, minimum dc loop, and protection resistor values will influence the overall thermal performance. This section shows the relevant design equations and considerations in evaluating the SLIC thermal performance.

First, consider the L8560 SLIC in a 44-pin PLCC package. The still air thermal resistance is 47 °C/W; however, this number implies zero airflow as if the L8560 were totally enclosed in a box. A more realistic number would be 43 °C/W. This is an experimental number that represents a thermal impedance with no forced airflow (i.e., from a muffin fan), but from the natural airflow as seen in a typical switch cabinet.

The SLIC will enter the thermal shutdown state at typically 165 °C. The thermal shutdown design should ensure that the SLIC temperature does not reach 165 °C under normal operating conditions.

Assume a maximum ambient operating temperature of 85 °C, a maximum current limit of 45 mA, and a maximum battery of -52 V. Further, assume a (worst case) minimum dc loop of 100 Ω and that 100 Ω protection resistors are used at both Tip and Ring.

1. $T_{SD} - T_{AMBIENT(max)}$ = allowed thermal rise.

$$165\text{ °C} - 85\text{ °C} = 80\text{ °C}$$

2. Allowed thermal rise = package thermal impedance • SLIC power dissipation.

$$80\text{ °C} = 43\text{ °C/W} \cdot \text{SLIC power dissipation}$$

$$\text{SLIC power dissipation (P}_{DISS}) = 1.9\text{ W}$$

Thus, if the total power dissipated in the SLIC is less than 1.9 W, it will not enter the thermal shutdown state. Total SLIC power is calculated as:

$$\text{Total P}_{DISS} = \text{Maximum battery} \cdot \text{Maximum current limit} + \text{SLIC quiescent power.}$$

For the L8560, SLIC quiescent power (P_Q) is approximated at 0.167 W. Thus,

$$\text{Total P}_{DISS} = (-52\text{ V} \cdot 45\text{ mA}) + 0.167\text{ W}$$

$$\text{Total P}_{DISS} = 2.34\text{ W} + 0.167\text{ W}$$

$$\text{Total P}_{DISS} = 2.507\text{ W}$$

The power dissipated in the SLIC is the total power dissipation less the power that is dissipated in the loop.

Lucent Technologies Inc.

$$\text{SLIC P}_{DISS} = \text{Total power} - \text{Loop power}$$

$$\text{Loop power} = (I_{LIM})^2 \cdot (R_{dcLOOP min} + 2R_P)$$

$$\text{Loop power} = (45\text{ mA})^2 \cdot (100\ \Omega + 200\ \Omega)$$

$$\text{Loop power} = 0.61\text{ W}$$

$$\text{SLIC power} = 2.507\text{ W} - 0.61\text{ W}$$

$$\text{SLIC power} = 1.897\text{ W} < 1.9\text{ W}$$

Thus, in this example, the thermal design ensures that the SLIC will not enter the thermal shutdown state.

The next example uses the 32-pin PLCC package and demonstrates the technique used to determine the maximum allowed current.

In this example, assume a 0 °C to 70 °C operating range. Thus,

$$T_{SD} - T_{AMBIENT(max)} = \text{allowed thermal rise}$$

$$165\text{ °C} - 70\text{ °C} = 95\text{ °C}$$

To estimate the open-air thermal impedance, use the 43 °C/W parameter from the 44-pin PLCC and ratio the lead count.

Thermal Impedance (32-pin PLCC)

$$= 48\text{ °C/W} \cdot \left[\frac{44}{32} \right] = 59\text{ °C/W}$$

Again:

$$\text{Allowed thermal rise} = \text{Thermal impedance} \cdot \text{SLIC power dissipation}$$

$$95\text{ °C} = 59\text{ °C/W} \cdot \text{SLIC power dissipation}$$

$$\text{SLIC P}_{DISS} = 1.6\text{ W}$$

In this example, again assume the dc loop + 2 • protection resistors = 300 Ω, then:

$$(I_{LIM})(V_{BAT max}) + P_Q - (I_{LIM})^2 (R_{dc} + 2 R_P) = 1.6\text{ W}$$

$$I \cdot 52 + 0.167 - I^2 300 = 1.6\text{ W}$$

$$300 I^2 - 52 I + 1.433 = 0$$

This is a quadratic equation whose solution is in the form:

$$X = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$I_{LIM} = \frac{52 \pm \sqrt{52^2 - (4)(300)(1.433)}}{2(300)}$$

$$I_{LIM} = \frac{52 \pm 31.4}{600}$$

Ignore the "+" term:

$$I_{LIM} = \frac{52 - 31.4}{600} = 34\text{ mA}$$

Applications (continued)

Power Derating (continued)

Thus, 34 mA is the maximum allowable current limit in the 32-pin PLCC package under the conditions given in this example.

This type of analysis should be performed under the conditions of the user's particular application to ensure adequate thermal design.

Battery Switch

The L8560 SLIC provides an input for an auxiliary battery. Called V_{BAT2} , this power supply should be lower in magnitude than the primary battery V_{BAT1} . Under an acceptable loop condition, V_{BAT2} can be switched to provide the loop power through the amplifiers of the SLIC. The dc template, described in previous sections, is determined by the battery that is active—either V_{BAT1} or V_{BAT2} .

There are several important applications where use of a lower voltage battery in the off-hook state is desired to provide dc current to the loop, yet a higher voltage battery is desired in on-hook or ringing modes. These applications are typically short loop applications, such as an ISDN terminal adaptor, fiber-in-the-loop applications, or a cable telephony interface.

In these applications, typically the maximum dc loop resistance (which includes the off-hook telephone handset plus twisted-cable pair) is relatively low. For example, Bellcore TA 909, *Generic Requirements and Objectives for Fiber in the Loop Systems*, specifies that in the off-hook state, 20 mA must be provided into a 430 Ω dc loop. To meet these requirements, a lower battery in the off-hook condition is important to minimize off-hook power consumption. Power conservation is important from a cost of energy point of view, and is vital in remotely powered POTS interface applications.

While use of a low-voltage battery in off-hook short dc loops is important, certain on-hook applications, such as providing a balanced power Ring signal or maintaining compatibility with certain CPE such as answering machines, may require a higher magnitude battery.

With the logic controlled battery switch, the L8560 is able to provide a higher-voltage battery to meet on-hook battery voltage requirements. At the same time, the L8560 can accept a lower-voltage auxiliary battery during short loop off-hook applications. If a dc/dc converter with two fixed voltage outputs is used, tie the battery voltage that is higher in magnitude to V_{BAT1} and the voltage that is lower in magnitude to V_{BAT2} . If it is

desired to use a single battery supply or a dc/dc converter with a single programmable voltage output, tie V_{BAT1} to V_{BAT2} and connect the battery to this node. Note that V_{BAT1} is forced during the balanced ringing state.

Power Ringing

The L8560 ringing SLIC is designed to generate a balanced trapezoidal power ring signal to Tip and Ring. Because the SLIC itself generates the power ringing signal, no ring relay is needed in this mode of operation. Alternatively, the L8560 SLIC can also be used in the more standard battery-backed, unbalanced ringing application. In this case, the ring signal is generated by a central ring generator and is bused to individual Tip/Ring pairs. A ringing relay is used during ringing to disconnect the SLIC from, and apply the ring generator to, the Tip and Ring pair.

This section discusses in detail the use of the L8560 ringing SLIC in either mode of application.

Ringing SLIC Balanced Ring Signal Generation

POTS for ISDN Terminal Adapters. The L8560 ringing SLIC is designed to provide a balanced trapezoidal power ring signal to Tip and Ring. This mode of operation is suited for short loop, plain old telephone service (POTS) applications, such as ISDN terminal adapters (TA).

When ISDN was first visualized, it was thought that we would all exchange our existing telephones for new, high-featured ISDN phones. Digital technology would drive these sets to very low costs. While this may happen in the future, the current demand is for the ISDN TA to service a standard analog telephone. The challenges of this application are discussed here along with a suggested solution.


Until recently, POTS has been the exclusive domain of the service provider. Over its 100-year history, any architectural change was always required to be compatible with the existing installed local loop plant and all telephone sets.

If this is the expectation of the TA, it would be capable of being connected into the residence phone wiring to drive every phone in the house. It would also be designed with enough backup battery to provide uninterrupted service during electrical power interruptions. In this case, adherence to a standard, such as Bellcore's TA-909, is recommended.

Applications (continued)

Power Ringing (continued)

For the case where a TA is only going to provide limited service, the design can be made less costly by limiting the scope of the device. An example of this limited scope would be the provision of s analog jacks for a FAX/modem and a phone set near the TA in a home office environment. A block diagram of a POTS design is outlined in Figure 28.



12-3286

Figure 28. POTS Controlled from an ISDN Terminal Adaptor

The table below outlines the comparison of the main specifications associated with this mode of operation.

Table 10. Bellcore TA-909 versus Typical New Telephone Equipment


Parameter	Bellcore TA-909	Typical New Phone
Protection	Must pass lightning and power cross requirements.	Won't see lightning if not wired throughout the house. Could see customer misuse.
Ringling	Must be single-ended (unbalanced). Must deliver 40 Vrms into 5 REN load, not including loop. Nonsquare wave (e.g., trapezoid) is permissible. Magnitude of negative dc level must be less than 75 V. Pretrip immunity to 6 μF 10 kΩ.	Newer phones (1986 to present) are typically under 1 REN. Balanced or single-ended source will work.
SLIC	On-hook, must provide 40 V. Off-hook, must provide 20 mA into 530 Ω.	10 V on-hook enough for phone. Allow at least 25 V on-hook for some FAX and answering machines.
Codec	Must meet ITU-T (formerly CCITT).	Should meet ITU-T (formerly CCITT).

Applications (continued)

Power Ringing (continued)


Crest Factor

The balanced ring signal is generated by simply toggling the SLIC between the powerup state forward and powerup reverse battery states. The state change is done by applying a square wave (whose frequency is the desired ring frequency) to logic input B1. Capacitors FB1 and FB2 are used to control or ramp the speed of the transition of the battery reverse, thus shaping the balanced ring signal. Setting capacitor $FB1 = FB2 = 0.0047 \mu F$ will give a crest factor that meets the Bellcore TA-909 requirement of ringing waveform crest factor between 1.2 and 1.6. Ringing waveforms of crest factors 1.6 and 1.2 are shown in Figure 29 and Figure 30.



Notes:
Slew Rate = 5.65 V/ms.
trise = tfall = 23 ms.
pwidth = 2 ms.
period = 50 ms.

Figure 29. Ringing Waveform Crest Factor = 1.6



Notes:
Slew Rate = 10.83 V/ms.
trise = tfall = 12 ms.
pwidth = 13 ms.
period = 50 ms.

Figure 30. Ringing Waveform Crest Factor = 1.2

Applications (continued)

Power Ringing (continued)

Power Ringing Load

Bellcore TA-909 specifies that a minimum 40 Vrms must be delivered to a 5 REN ringing load of $1380 \Omega + 40 \mu\text{F}$. During the ringing state, V_{BAT1} is automatically applied to the Tip/Ring power amplifiers. For 5 REN load, it is recommended that V_{BAT1} be set to -65 Vdc . Also during the power ring state, the dc current limit is automatically boosted by a factor of 2.8 over the current limit set by resistor R_{PROG} . Both of these factors are necessary to ensure delivery of 40 Vrms to the North American 5 REN ringing load of $1380 \Omega + 40 \mu\text{F}$.

Current-Limit Switch

The dc current is limited to a value determined by external resistor R_{PROG} , an internal current source and the gain from Tip/Ring to pin DCOU. Current limit is set by the equation:

$$I_{\text{PROG}} * R_{\text{PROG}} = I_{\text{LIM}} * B_{\text{DCOUT}}$$

Where:

I_{PROG} = the current from an internal current source

R_{PROG} = the external resistor used to set the current limit

B_{DCOUT} = the transconductance from Tip/Ring to DCOU which is nominally 41.67 V/A

During nonringing modes, the internal current source is set at 75 μA , thus:

$$I_{\text{PROG}} * R_{\text{PROG}} = I_{\text{LIM}} * B_{\text{DCOUT}}$$

$$R_{\text{PROG}} = I_{\text{LIM}} * B_{\text{DCOUT}} / I_{\text{PROG}}$$

$$R_{\text{PROG}}(\text{K}) = I_{\text{LIM}} (\text{mA}) * 0.04167 (\text{V/mA}) / 75\text{E-3} (\text{mA})$$

$$R_{\text{PROG}}(\text{K}) = 0.556 * I_{\text{LIM}} (\text{mA}) - \text{Nonringing Modes}$$

During the ring mode, the current limit is automatically increased by a factor of 2.8. This is done to provide sufficient ring to a true North American 5 REN load. This is done internally by increasing the value of I_{PROG} from 75 μA to 210 μA , thus:

$$I_{\text{PROG}} * R_{\text{PROG}} = I_{\text{LIM}} * B_{\text{DCOUT}}$$

$$R_{\text{PROG}} = I_{\text{LIM}} * B_{\text{DCOUT}} / I_{\text{PROG}}$$

$$R_{\text{PROG}}(\text{K}) = I_{\text{LIM}} (\text{mA}) * 0.04167 (\text{V/mA}) / 210\text{E-3} (\text{mA})$$

$$R_{\text{PROG}}(\text{K}) = 0.198 * I_{\text{LIM}} (\text{mA}) - \text{Ringing Mode}$$

Note that in either mode, the current limit region of the dc template has a high resistance (10K).

Applications (continued)


Power Ringing (continued)

Ring Trip

Ring trip is accomplished by filtering the voltage seen at node DCOUT and applying it to the integrated ring trip comparator. DCOUT is a voltage proportional to the Tip/Ring current, and under short dc loop conditions, on-hook ringing current and off-hook current provide sufficient voltage differential at DCOUT to distinguish a ring trip condition has occurred. The ring trip comparator threshold is set via a resistor between the ring trip comparator and ground.

Output NSTAT is automatically set to detect ring trip during the balanced ring mode. During quiet intervals of ringing, output NSTAT is automatically determined by the loop closure detector.

The equivalent ring trip circuit for the balanced ringing SLIC application is shown in Figure 31.




12-3349 (C)

Figure 31. Equivalent Ring Trip Circuit for Balanced Ringing SLIC

The equations governing Ring Trip are derived below.

Capacitors C2 and C4 in conjunction with resistors R2 and R4 form a double-pole, low-pass filter that smooth the voltage seen at DCOUT. The poles of the filters are determined by C2 and C4. Where these poles are set will influence both the ripple seen at DCOUT and the speed of the transition of the voltage at DCOUT from the pretrip to the tripped level. For the derivation of the ring trip threshold equations, capacitors C2 and C4 can be ignored.

Redrawing the circuit, ignoring the capacitors, and taking the Thevenin equivalent circuit of the network at RTSN gives:



12-3348 (C)

Figure 32. Thevenin Equivalent Ring Trip Circuit for Balanced Ringing SLIC

Applications (continued)

Power Ringing (continued)

$$I_{RSTN} = \frac{\left(\frac{R_3}{R_3 + R_1} V_{DCOUT} \right) - (-7V)}{\frac{R_1 R_3}{R_1 + R_3} + R_2 + 15 \text{ k}\Omega}$$

At the trip point, the internal current repeater will force I_{RTSP} to be equal to I_{RSTN} and V_{RTSP} will be equal to V_{RTSN} , which is -7 V. Thus at the trip point:

$$I_{RTSN} = I_{RTSP} = \frac{0 - (-7)}{R_4}$$

Thus:

$$\frac{\left(\frac{R_3}{R_3 + R_1} \right) V_{DCOUT} + 7 \text{ V}}{\frac{R_1 R_3}{R_1 + R_3} + R_2 + 15 \text{ k}\Omega} = \frac{7 \text{ V}}{R_4}$$

Solving for V_{DCOUT} , the voltage at DCOUT at the ring trip point is given by:

$$V_{DCOUT} = 7(R_3 + R_1) \left[\frac{R_1}{R_1 R_4 + R_3 R_4} + \frac{R_2}{R_3 R_4} + \frac{15 \text{ k}\Omega}{R_3 R_4} - \frac{1}{R_3} \right]$$

(TRIP)

The loop current at ring trip is given by:

$$I_{LOOP(TRIP)} = (V_{DCOUT}) / (\beta_{DCOUT})$$

For the L8560, the gain (β) at pin DCOUT is 41.67 V/A.

Capacitors C_2 and C_4 along with resistors R_2 and R_4 , respectively, form low-pass filters to filter the ac voltage seen at DCOUT before it is applied to the ring trip comparator input. The lower the pole of the filter, the less the ripple, but also the slower the state transition at NSTAT. Poles in the neighborhood of 2.5 Hz—3 Hz are suggested; as given by:

$$f_{LP} = \frac{1}{\pi R_2 C_2}$$

$$f_{LP} = \frac{1}{\pi R_4 C_4}$$

In the reference designs discussed in the next section, the ring trip threshold is set for 50 mA with:

- $R_1 = 210 \text{ k}\Omega$
- $R_2 = 124 \text{ k}\Omega$
- $C_2 = 0.1 \mu\text{F}$
- $R_3 = 562 \text{ k}\Omega$
- $R_4 = 351 \text{ k}\Omega$
- $C_4 = 0.1 \mu\text{F}$


Applications (continued)

Power Ringing (continued)

Reference Designs for ISDN TA Applications

Two POTS circuits for reference design are shown in Figure 33 and Figure 34. In Figure 33, the L8560 SLIC and T7503 Codec are used. The ac circuit is designed per Bellcore TA-909 with a 600 Ω resistive termination and hybrid circuit, with the transmit gain set for -2 dB and the receive gain set for -4 dB. The T7503 Codec is compatible with the T7237 U-interface transceiver and the T7256 SCNT1 interface.

The second POTS reference design in Figure 34 uses L8560 SLIC and T7501 Codec. The ac circuit is also designed per Bellcore TA-909 with a 600 Ω resistive termination and hybrid circuit, with the transmit gain set for -2 dB and the receive gain set for -4 dB. The T7501 Codec is compatible with the T7250C S-interface IC.



- Notes:
 TX = -2 dB.
 RX = -4 dB.
 Termination = 600 Ω.
 Hybrid Balance = 600 Ω.

12-3345 (C)

Figure 33. POTS Interface with Balanced Ringing Using L8560 SLIC and T7503 Codec

Applications (continued)

Power Ringing (continued)

Table 11. Parts List for Balanced Ringing Using T7503 Codec

Name	Value	Function
Integrated Circuits		
SLIC	L8560	Subscriber loop interface circuit (SLIC).
Protector	L7591	Secondary protection.
Codec	T7503	First-generation codec.
Fault Protection		
RPT	20 Ω PTC	Overcurrent protection.
RPR	20 Ω PTC	Overcurrent protection.
Power Supply		
CBAT1	0.1 μ F, 20%, 100 V	V _{BAT} filter capacitor.
CBAT2	0.1 μ F, 20%, 100 V	V _{BAT} filter capacitor.
CCC	0.1 μ F, 20%, 10 V	V _{CC} filter capacitor.
CF1	0.47 μ F, 20%, 100 V	With C _{F2} , improves idle-channel noise.
CF2	0.1 μ F, 20%, 100 V	With C _{F1} , improves idle-channel noise.
CBS	0.1 μ F, 20%, 100 V	Slows battery switch transition.
dc Profile/Ringing		
CFB1	4.7 nF, 20%, 100 V	With C _{FB2} , slows rate of forward/reverse battery transition. Sets crest factor of balanced power ring signal.
CFB2	4.7 nF, 20%, 100 V	With C _{FB1} , slows rate of forward/reverse battery transition. Sets crest factor of balanced power ring signal.
R _{PROG}	22.1 k Ω , 1%, 1/4 W	Sets dc loop current.
ac Characteristics		
R _{TG}	4.32 k Ω , 1%, 1/4 W	Sets internal transmit path gain to 19.2.
CB2	0.1 μ F, 20%, 100 V	ac/dc separation capacitor.
CC1	0.47 μ F, 20%, 10 V	dc blocking capacitor.
CC2	0.47 μ F, 20%, 10 V	dc blocking capacitor.
R _{T3}	174 k Ω , 1%, 1/4 W	With R _{GP} and R _{RCV} , sets ac termination impedance.
R _{RCV}	196 k Ω , 1%, 1/4 W	With R _{GP} and R _{T3} , sets receive gain.
R _{GP}	45.3 k Ω , 1%, 1/4 W	With R _{T3} and R _{RCV} , sets ac termination impedance and receive gain.
R _{GN}	45.3 k Ω , 1%, 1/4 W	Compensates for input bias offset at R _{CVN} /R _{CVP} .
R _{T6}	154 k Ω , 1%, 1/4 W	With R _X , sets transmit gain in codec.
R _X	182 k Ω , 1%, 1/4 W	With R _{T6} , sets transmit gain in codec.
R _{HB1}	374 k Ω , 1%, 1/4 W	Sets hybrid balance.
Supervision		
R _{LCTH}	8.25 k Ω , 1%, 1/4 W	Sets loop closure (off-hook) threshold.
R ₁ (RTS2)	210 k Ω , 1%, 1/4 W	With R ₂ , R ₃ , and R ₄ sets ring trip threshold.
R ₂ (RTSN)	124 k Ω , 1%, 1/4 W	With R ₁ , R ₃ , and R ₄ sets ring trip threshold.
C ₂ (CRTSN)	0.1 μ F, 20%, 50 V	With R ₂ sets pole of low-pass ring trip sense filter.
R ₃ (RTS3)	562 k Ω , 1%, 1/4 W	With R ₁ , R ₂ , and R ₄ sets ring trip threshold.
R ₄ (RTSP)	351 k Ω , 1%, 1/4 W	With R ₁ , R ₂ , and R ₃ sets ring trip threshold.
C ₄ (CRTSP)	0.1 μ F, 20%, 10 V	With R ₄ sets pole of low-pass ring trip sense filter.

Applications (continued)

Design Considerations (continued)

Table 13. Parts List for Balanced Ringing Using T7501 Codec

Name	Value	Function
Integrated Circuits		
SLIC	L8560	Subscriber loop interface circuit (SLIC).
Protector	L7591	Secondary protection.
Codec	T7501	First-generation codec.
Fault Protection		
RPT	20 Ω PTC	Overcurrent protection.
RPR	20 Ω PTC	Overcurrent protection.
Power Supply		
CBAT1	0.1 μ F, 20%, 100 V	V _{BAT} filter capacitor.
CBAT2	0.1 μ F, 20%, 100 V	V _{BAT} filter capacitor.
CCC	0.1 μ F, 20%, 10 V	V _{CC} filter capacitor.
CF1	0.47 μ F, 20%, 100 V	With CF ₂ , improves idle-channel noise.
CF2	0.1 μ F, 20%, 100 V	With CF ₁ , improves idle-channel noise.
CBS	0.1 μ F, 20%, 100 V	Slows battery switch transition.
dc Profile/Ringing		
CFB1	4.7 nF, 20%, 100 V	With CFB ₂ , slows rate of forward/reverse battery transition. Sets crest factor of balanced power ring signal.
CFB2	4.7 nF, 20%, 100 V	With CFB ₁ , slows rate of forward/reverse battery transition. Sets crest factor of balanced power ring signal.
RPROG	22.1 k Ω , 1%, 1/4 W	Sets dc loop current.
ac Characteristics		
RTG	4.32 k Ω , 1%, 1/4 W	Sets internal transmit path gain to 19.2.
CB2	0.1 μ F, 20%, 100 V	ac/dc separation capacitor.
RT2	20 k Ω , 1%, 1/4 W	With R _X , sets transmit gain.
R _X	66.5 k Ω , 1%, 1/4 W	With RT ₂ , sets transmit gain.
RT1	86.6 k Ω , 1%, 1/4 W	With R _{GN} and R _{RCV} , sets ac termination impedance.
R _{RCV}	18.2 k Ω , 1%, 1/4 W	With R _{GN} and RT ₁ , sets receive gain.
R _{GN}	6.49 k Ω , 1%, 1/4 W	With RT ₁ and R _{RCV} , sets ac termination impedance and receive gain.
R _{GP}	short, 1%, 1/4 W	Compensates for input bias offset at R _{CVN} /R _{CVP} .
RT3	19.2 k Ω , 1%, 1/4 W	Input to codec.
RHB1	18.2 k Ω , 1%, 1/4 W	Sets hybrid balance.
Supervision		
RLCTH	8.25 k Ω , 1%, 1/4 W	Sets loop closure (off-hook) threshold.
R ₁ (RTS2)	210 k Ω , 1%, 1/4 W	With R ₂ , R ₃ , and R ₄ sets ring trip threshold.
R ₂ (RTSN)	124 k Ω , 1%, 1/4 W	With R ₁ , R ₃ , and R ₄ sets ring trip threshold.
C ₂ (CRTSN)	0.1 μ F, 20%, 50 V	With R ₂ sets pole of low-pass ring trip sense filter.
R ₃ (RTS3)	562 k Ω , 1%, 1/4 W	With R ₁ , R ₂ , and R ₄ sets ring trip threshold.
R ₄ (RTSP)	351 k Ω , 1%, 1/4 W	With R ₁ , R ₂ , and R ₃ sets ring trip threshold.
C ₄ (CRTSP)	0.1 μ F, 20%, 10 V	With R ₄ , sets pole of low-pass ring trip sense filter.

Applications (continued)

Design Considerations (continued)

Table 14 shows the design parameters of the application circuit shown in Figure 34. Components that are adjusted to program these values are also shown.

Table 14. 600 Ω Design Parameters

Design Parameter	Parameter Value	Components Adjusted
Loop Closure Threshold	10 mA	RLCTH
dc Loop Current Limit	40 mA	RPROG
dc Feed Resistance	55 Ω	—
2-wire Signal Overload Level	3.14 dBm	—
ac Termination Impedance	600 Ω	RT1, RGP, RRCV
Hybrid Balance Line Impedance	600 Ω	RHB1
Transmit Gain	-2 dB	RT6, RX
Receive Gain	-4 dB	RRCV, RGP, RT3

Unbalanced Bused Ring Signal Application

The L8560 SLIC can also be used in the standard battery-backed, unbalanced ringing application. In this case, the ring signal is generated by a central ring generator and is bused to individual Tip/Ring pairs. A ringing relay is used during ringing to disconnect the SLIC from, and apply the ring generator to, the Tip and Ring pair.

Ring Trip Detection

The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent circuit is shown in Figure 35, along with its use in an application using unbalanced, battery-backed ringing.

The comparator input voltage compliance is V_{CC} to V_{BAT} , and the maximum current is 240 μA in either direction. Its application is straightforward. A resistance ($R_{TSN} + R_{TS2}$) in series with the R_{TSN} input establishes a current that is repeated in the R_{TSP} input. A slightly lower resistance (R_{TSP}) is placed in series with the R_{TSP} input. When ringing is being injected, no dc current flows through R_{TS1} , and so the R_{TSP} input is at a lower potential than R_{TSN} . When enough dc loop current flows, the R_{TSP} input voltage increases to trip the comparator. In Figure 35, a low-pass filter with a double pole at 2 Hz was implemented to prevent false ring trip.

The following example illustrates how the detection circuit of Figure 35 will trip at a 12.5 mA dc loop current using a -48 V battery.

$$I_N = \frac{-7 - (-48)}{2.289 \text{ M}\Omega} = 17.9 \mu A$$

The current I_N is repeated as I_P in the positive comparator input. The voltage at comparator input R_{TSP} is:

$$V_{RTSP} = V_{BAT} + I_{LOOP(dc)} \times R_{TS1} + I_P \times R_{TSP}$$

Using this equation and the values in the example, the voltage at input R_{TSP} is -12 V during ringing injection ($I_{LOOP(dc)} = 0$). Input R_{TSP} is therefore at a level of 5 V below R_{TSN} . When enough dc loop current flows through R_{TS1} to raise its dc drop to 5 V, the comparator will trip.





Figure 35. Ring Trip Equivalent Circuit and Equivalent Application

Applications (continued)

Design Considerations (continued)



12-2821 (C)

Figure 37. Ground Start Application Circuit

Table 15. Parts List for Loop Start with Bused Ringing and Ground Start Applications

Name	Value	Function
Integrated Circuits		
SLIC	—	Subscriber loop interface circuit (SLIC).
Protector	250 V Thyristor type (e.g., <i>Teccor</i> * P2103/SGS TPA180B)	Secondary protection.
Ringing Relay	L7581	Switches ringing signals.
Codec	T7504	First-generation codec.
Fault Protection		
RPT	20 Ω PTC	Protection resistor.
RPR	20 Ω PTC	Protection resistor.
Power Supply		
CBAT1	0.1 μF, 20%, 100 V	VBAT filter capacitor.
CBAT2	0.1 μF, 20%, 100 V	VBAT filter capacitor.
CCC	0.1 μF, 20%, 10 V	Vcc filter.
CF1	0.47 μF, 20%, 100 V	With CF2, improves idle-channel noise.
CF2	0.1 μF, 20%, 100 V	With CF1, improves idle-channel noise.
CBS	0.1 μF, 20%, 100 V	Slows battery switch transition.
dc Profile		
RPROG	22.1 kΩ, 1%, 1/4 W	Sets dc loop current.

* *Teccor* is a registered trademark of Teccor, Inc.

Applications (continued)

Design Considerations (continued)

Table 15. Parts List for Loop Start with Bused Ringing and Ground Start Applications (continued)

Name	Value	Function
ac Characteristics		
R _{GX}	4.32 kΩ, 1%, 1/4 W	Sets internal transmit path gain of 9.6.
C _{B2}	0.1 μF, 20%, 100 V	ac/dc separation capacitor.
R _{T3}	174 kΩ, 1%, 1/4 W	With R _{GP} and R _{RCV} , sets ac termination impedance.
R _{RCV}	113 kΩ, 1%, 1/4 W	With R _{GP} and R _{T3} , sets receive gain.
R _{GP}	48.7 kΩ, 1%, 1/4 W	With R _{T3} and R _{RCV} , sets ac termination impedance and receive gain.
R _{GN}	48.7 kΩ, 1%, 1/4 W	Compensates for input bias offset at RCVN/RCVP.
C _{C1}	0.47 μF, 20%, 10 V	dc blocking capacitor.
C _{C2}	0.47 μF, 20%, 10 V	dc blocking capacitor.
R _{T6}	121 kΩ, 1%, 1/4 W	With R _x , sets transmit gain in codec.
R _x	182 kΩ, 1%, 1/4 W	With R _{T6} , sets transmit gain in codec.
R _{HB1}	182 kΩ, 1%, 1/4 W	Sets hybrid balance.
Supervision		
R _{LC_{TH}}	8.25 kΩ, 1%, 1/4 W	Sets loop closure (off-hook) threshold.
R _{T_{S1}}	402 Ω, 5%, 2 W	Ringing source series resistor.
R _{T_{S2}}	274 kΩ, 5%, 1/4 W	With C _{R_{T_{S2}}} , forms first pole of a double pole, 2 Hz ring trip sense filter.
C _{R_{T_{S1}}}	0.022 μF, 20%, 5 V	With R _{T_{S_N}} and R _{T_{S_P}} , forms second 2 Hz filter pole.
C _{R_{T_{S2}}}	0.27 μF, 20%, 100 V	With R _{T_{S2}} , forms first 2 Hz filter pole.
R _{T_{S_N}}	2 MΩ, 5%, 1/4 W	With C _{R_{T_{S1}}} and R _{T_{S_P}} , forms second 2 Hz filter pole.
R _{T_{S_P}}	2 MΩ, 5%, 1/4 W	With C _{R_{T_{S1}}} and R _{T_{S_N}} , forms second 2 Hz filter pole.
R _{L_K}	2.58 MΩ, 5%, 1/4 W	Sets loop leakage detection threshold.
Ground Start		
C _{I_{C_M}}	0.47 μF, 20%, 10 V	Provides 60 Hz filtering for ring ground detection.
R _{G_{D_{E_T}}}	100 kΩ, 20%, 1/4 W	Digital output pull-up resistor.
R _{I_{C_{M2}}}	82.5 kΩ, 1%, 1/4 W	Sets ring ground detection threshold.

Applications (continued)

Design Considerations (continued)

Table 16 shows the design parameters of the application circuit shown in Figure 36. Components that are adjusted to program these values are also shown.

Table 16. 600 Ω Design Parameters

Design Parameter	Parameter Value	Components Adjusted
Loop Closure Threshold	10 mA	RLCTH
dc Loop Current Limit	40 mA	RPROG
dc Feed Resistance	55 Ω	—
2-wire Signal Overload Level	3.14 dBm	—
ac Termination Impedance	600 Ω	RT3, RGP, RRCV
Hybrid Balance Line Impedance	600 Ω	RHB1
Transmit Gain	0 dB	RT6, RX
Receive Gain	0 dB	RRCV, RGP, RT3

ac Design

There are four key ac design parameters. **Termination impedance** is the impedance looking into the 2-wire port of the line card. It is set to match the impedance of the telephone loop in order to minimize echo return to the telephone set. **Transmit gain** is measured from the 2-wire port to the PCM highway, while **receive gain** is done from the PCM highway to the transmit port. Finally, the **hybrid balance** network cancels the unwanted amount of the receive signal that appears at the transmit port.

At this point in the design, the codec needs to be selected. The discrete network between the SLIC and the codec can then be designed. Below is a brief codec feature and selection summary.

First-Generation Codecs

These perform the basic filtering, A/D (transmit), D/A (receive), and μ -law/A-law companding. They all have an op amp in front of the A/D converter for transmit gain setting and hybrid balance (cancellation at the summing node). Depending on the type, some have differential analog input stages, differential analog output stages, and μ -law/A-law selectability. This generation of codec has the lowest cost. It is most suitable for applications with fixed gains, termination impedance, and hybrid balance.

Second-Generation Codecs

This class of devices includes a microprocessor interface for software control of the gains and hybrid balance. The hybrid balance is included in the device. ac programmability adds application flexibility and saves several passive components. It also adds several I/O latches that are needed in the application. It does not have the transmit op amp, since the transmit gain and hybrid balance are set internally.

Third-Generation Codecs


This class of devices includes the gains, termination impedance, and hybrid balance—all under microprocessor control. Depending on the device, it may or may not include latches.

In the codec selection, increasing software control and flexibility are traded for device cost. To help decide, it may be useful to consider the following: Will the application require only one value for each gain and impedance? Will the board be used in different countries with different requirements? Will several versions of the board be built? If so, will one version of the board be most of the production volume? Does the application need only real termination impedance? Does the hybrid balance need to be adjusted the in the field?

Applications (continued)


ac Design (continued)

ac equivalent circuits using a T7504 Codec (Vcc only) are shown in Figures 38 and 39.



12-2554.e (C)

Figure 38. ac Equivalent Circuit Not Including Spare Op Amp



12-3013.g (C)

Figure 39. ac Equivalent Circuit Including Spare Op Amp

Applications (continued)

ac Design (continued)

In the preceding examples, use of a first-generation codec is shown. The equations for second- and third-generation codecs are simply subsets of these. There are two examples below: The first shows the simplest circuit, which uses a minimum number of discrete components to synthesize a real termination impedance. The second example shows the use of the uncommitted op amp to synthesize a complex termination. The design has been automated in a DOS-based program, available on request.

Example 1, Real Termination:

The following design equations refer to the circuit in Figure 38. Use these to synthesize real termination impedance.

Termination Impedance:

$$Z_T = \frac{V_{T/R}}{-i_{tr}}$$

$$Z_T = 2R_P + \frac{3200}{1 + \frac{R_{T1}}{R_{GP}} + \frac{R_{T1}}{R_{RCV}}}$$

Receive Gain:

$$g_{rcv} = \frac{V_{T/R}}{V_{FR}}$$

$$g_{rcv} = \frac{8}{\left(1 + \frac{R_{RCV}}{R_{T1}} + \frac{R_{RCV}}{R_{GP}}\right) \left(1 + \frac{Z_T}{Z_{T/R}}\right)}$$

Transmit Gain:

$$g_{tx} = \frac{V_{GSX}}{V_{T/R}}$$

$$g_{tx} = \frac{-R_X}{R_{T2}} \times \frac{400}{Z_{T/R}}$$

Hybrid Balance:

$$h_{bal} = 20 \log \left(\frac{R_X}{R_{HB}} - g_{tx} \times g_{rcv} \right)$$

$$h_{bal} = 20 \log \left(\frac{V_{GSX}}{V_{FR}} \right)$$

To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0. The expression for ZHB becomes:

$$R_{HB}(k\Omega) = \frac{R_X}{g_{tx} \times g_{rcv}}$$

Example 2, Complex Termination:

For complex termination, the spare op amp is used (see Figure 39).

$$Z_T = 2R_P + \frac{3200}{1 + \frac{R_{T1}}{R_{GN}} + \frac{R_{T1}}{R_{RCV}}} \left(\frac{Z_{T5}}{R_{T4}} \right)$$

$$= 2R_P + k(Z_{T5})$$

$$g_{rcv} = \frac{8}{\left(1 + \frac{R_{RCV}}{R_{T1}} + \frac{R_{RCV}}{R_{GN}}\right) \left(1 + \frac{Z_T}{Z_{T/R}}\right)}$$



$$g_{tx} = \frac{R_X}{R_{T2}} \times \frac{400}{Z_{T/R}} \times \frac{Z_{T5}}{R_{T4}} \left(1 + \frac{R_{T5X}}{Z_{T5}} + \frac{R_{T5X}}{R_{T1} + R_{GN} || R_{RCV}} \right)$$

The hybrid balance equation is the same as in Example 1.

Outline Diagrams

Dimensions are in millimeters.

32-Pin PLCC




5-3813 (C)

Outline Diagrams (continued)

Dimensions are in millimeters.

44-Pin PLCC



5-2506r.7

Ordering Information

Device Code	Description	Package	Comcode
LUCL8560AAU	Low-power SLIC	32-Pin PLCC	107805889
LUCL8560AAU-TR	Low-power SLIC	32-Pin PLCC	107805905
LUCL8560AP-D (dry bag)	Low-power SLIC	44-Pin PLCC	107891111
LUCL8560AP-DT (T & R, dry bag)	Low-power SLIC	44-Pin PLCC	107891129