IOR HiRel
An Infineon Technologies Company

IRHNA597064
JANSR2N7524U2

RADIATION HARDENED POWER MOSFET SURFACE MOUNT (SMD-2)

60V, P-CHANNEL
REF: MIL-PRF-19500/733
R5 TECHNOLOGY

Product Summary

Part Number	Radiation Level	RDS(on)	I_D	QPL Part Number
IRHNA597064	100 kRads(Si)	0.016Ω	-56A	JANSR2N7524U2
IRHNA593064	300 kRads(Si)	0.016Ω	-56A	JANSF2N7524U2

SMD-2

Description

IR HiRel R5 technology provides high performance power MOSFETs for space applications. These devices have been characterized for both Total Dose and Single Event Effect (SEE) with useful performance up to LET of 80 (MeV/(mg/cm^2)). The combination of low R_{DS}(on) and low gate charge reduces the power losses in switching applications such as DC-DC converters and motor controllers. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.

Features

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Electrically Isolated
- Ceramic Package
- Light Weight
- Surface Mount
- ESD Rating: Class 3A per MIL-STD-750, Method 1020

Absolute Maximum Ratings

Pre-Irradiation

	Parameter		Units
I_D @ V_{GS} = -12V, T_C = 25°C	Continuous Drain Current	-56*	A
I_D @ V_{GS} = -12V, T_C = 100°C	Continuous Drain Current	-56*	
I_{DM}	Pulsed Drain Current ①	-224	
P_D @T_C = 25°C	Maximum Power Dissipation	250	W
	Linear Derating Factor	2.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	725	mJ
I_{AR}	Avalanche Current ①	-56	A
E_{AR}	Repetitive Avalanche Energy ①	25	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-2.1	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Lead Temperature	300 (for 5s)	
	Weight	3.3 (Typical)	g

* Current is limited by package

For Footnotes, refer to the page 2.

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	—	—	V	V_{GS} = 0V, I_D = -1.0mA
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-0.064	—	V/°C	Reference to 25°C, I_D = -1.0mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.016	Ω	V_{GS} = -12V, I_D = -56A ④
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	—	-4.0	V	V_{DS} = V_{GS}, I_D = -1.0mA
Gfs	Forward Transconductance	40	—	—	S	V_{DS} = -15V, I_D = -56A ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	-10	μA	V_{DS} = -48V, V_{GS} = 0V
		—	—	-25		V_{DS} = -48V,V_{GS} = 0V,T_J =125°C
I_{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V_{GS} = -20V
	Gate-to-Source Leakage Reverse	—	—	100		V_{GS} = 20V
Q_G	Total Gate Charge	—	—	200	nC	I_D = -56A
Q_{GS}	Gate-to-Source Charge	—	—	65		V_{DS} = -30V
Q_{GD}	Gate-to-Drain ('Miller') Charge	—	—	60		V_{GS} = -12V
$t_{d(on)}$	Turn-On Delay Time	—	—	35	ns	V_{DD} = -30V
tr	Rise Time	—	—	150		I_D = -56A
$t_{d(off)}$	Turn-Off Delay Time	—	—	100		R_G = 2.35Ω
t_f	Fall Time	—	—	35		V_{GS} = -12V
Ls +L_D	Total Inductance	—	4.0	—	nH	Measured from center of Drain pad to center of Source pad
C_{iss}	Input Capacitance	—	7022	—	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	—	2897	—		V_{DS} = -25V
C_{rss}	Reverse Transfer Capacitance	—	267	—		f = 1.0MHz

Source-Drain Diode Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-56	A	
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	-224		
V_{SD}	Diode Forward Voltage	—	—	-5.0	V	T_J=25°C, I_S = -56A, V_{GS}=0V④
t_{rr}	Reverse Recovery Time	—	—	200	ns	T_J=25°C, I_F = -56A,V_{DD} ≤ -25V
Q_{rr}	Reverse Recovery Charge	—	—	500	nC	di/dt = -100A/μs ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	0.5	°C/W
$R_{\theta J\text{-}PCB}$	Junction-to-PC Board (Soldered to 2" sq copper clad board)	—	1.6	—	

Footnotes:

① Repetitive Rating; Pulse width limited by maximum junction temperature.

② V_{DD} = -30V, starting T_J = 25°C, L = 0.46mH, Peak I_L = -56A, V_{GS} = -12V

③ I_{SD} ≤ -56A, di/dt ≤ -360A/μs, V_{DD} ≤ -30V, T_J ≤ 150°C

④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

⑤ Total Dose Irradiation with V_{GS} Bias. -12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

⑥ Total Dose Irradiation with V_{DS} Bias. -48 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR Hirel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

	Parameter	100 kRads (Si)[1]		300 kRads (Si)[2]		Units	Test Conditions
		Min.	Max.	Min.	Max.		
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	——	-60	——	V	V_{GS} = 0V, I_D = -1.0mA
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	-4.0	-2.0	-5.0	V	V_{DS} = V_{GS}, I_D = -1.0mA
I_{GSS}	Gate-to-Source Leakage Forward	——	-100	——	-100	nA	V_{GS} = -20V
I_{GSS}	Gate-to-Source Leakage Reverse	——	100	——	100	nA	V_{GS} = 20V
I_{DSS}	Zero Gate Voltage Drain Current	——	-10	——	-10	µA	V_{DS} = -48V, V_{GS} = 0V
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (TO-3)	——	0.016	——	0.016	Ω	V_{GS} = -12V, I_D = -56A
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (SMD-2)	——	0.016	——	0.016	Ω	V_{GS} = -12V, I_D = -56A
V_{SD}	Diode Forward Voltage ④	——	-5.0	——	-5.0	V	V_{GS} = 0V, I_D = -56A

1. Part numbers IRHNA597064, JANSR2N7524U2
2. Part numbers IRHNA593064, JANSF2N7524U2

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

LET (MeV/(mg/cm^2))	Energy (MeV)	Range (µm)	VDS (V)				
			@ VGS = 0V	@ VGS =5V	@ VGS =10V	@ VGS =15V	@ VGS =20V
38 ± 5%	270 ± 7.5%	35 ± 7.5%	-60	-60	-60	-60	-60
61 ± 5%	330 ± 7.5%	31 ± 7.5%	-60	-60	-60	-45	-25
84 ± 5%	350 ± 7.5%	28 ± 7.5%	-60	-60	-60	——	——



Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2.



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area



Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10. Maximum Avalanche Energy Vs. Drain Current



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 12a. Unclamped Inductive Test Circuit



Fig 12b. Unclamped Inductive Waveforms



Fig 13a. Basic Gate Charge Waveform



Fig 13b. Gate Charge Test Circuit



Fig 14a. Switching Time Test Circuit



Fig 14b. Switching Time Waveforms

Case Outline and Dimensions — SMD-2



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M–1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. DIMENSION INCLUDES METALLIZATION FLASH.
5. DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

MOSFET

1 = DRAIN
2 = GATE
3 = SOURCE

An Infineon Technologies Company

IR HiRel Headquarters: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105
IR HiRel Leominster: 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776
IR HiRel San Jose: 2520 Junction Avenue, San Jose, California 95134, USA Tel: (408) 434-5000

Data and specifications subject to change without notice.

IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (www.infineon.com/hirel).

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.