# 82C55A

CMOS Programmable Peripheral Interface iAPX86 Family

### DISTINCTIVE CHARACTERISTICS

- Pin compatible with NMOS 8255A
- 24 programmable I/O pins
- Fully TTL compatible
- Bus hold circuitry on all I/O ports eliminates pull-up resistors
- Control Word Read-Back Capability
- 2.5 mA drive capability on all I/O port outputs
- Low standby power ICC = 10 μA
- Direct bit set/reset capability

#### **GENERAL DESCRIPTION**

The 82C55A is a high performance CMOS version of the industry standard 8255A and is manufactured using a self-aligned silicon gate CMOS process. It is a general purpose programmable I/O device which may be used with many different microprocessors. There are 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. The high performance and industry standard configuration of the 82C55A make it

compatible with microprocessors, such as the 80286, 80186, 8086, 8088, 8080A, and 8085AH.

Static CMOS circuit design insures low operating power. TTL compatibility of VIH = 2.0 volts over the industrial temperature range and bus hold circuitry eliminate the need for pull-up resistors. AMD's advanced CMOS process results in performance equal to or greater than existing equivalent products at a fraction of the power.

### **BLOCK DIAGRAM** POWER GROUP I/O GROUP PORT CONTROL GROUP PORT C UPPER (4) BI-DIRECTIONAL BUS DATA BUS BUFFER 8-BIT INTERNAL GROUP **DATA BUS** PORT C LOWER (4) RO Wb READ/ GROUP GROUP WRITE CONTROL 1/0 PORT CONTROL PB7-PB0 LOGIC An (8) RESET cs BD003600 Figure 1.

06101A

3-266



D-40-1, P-40-1





Figure 2.

### ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



\*A "C" in the middle of the device type denotes CMOS version of the product.

#### **Valid Combinations**

P, D, ID

P, D, ID

Consult the local AMD sales office to confirm availability of specific valid combinations, check for newly released valid combinations and/or obtain additional data on AMD's standard military grade product.

#### PIN DESCRIPTION

Pin No.	Name	1/0	Pin Description
27-34	D <sub>7</sub> -D <sub>0</sub>	1/0	Data Bus (Bidirectional).
35	RESET	1	Reset Input.
6	CS	1	Chip Select.
5	RD	1	Read Input.
36	WR	1	Write Input.
9, 8	A <sub>0</sub> , A <sub>1</sub>	1	Port Address.
37-40, 1-4	PA <sub>7</sub> -PA <sub>0</sub>	1/0	Port A (Bit).
25-18	PB <sub>7</sub> -PB <sub>0</sub>	1/0	Port B (Bit).
10-13, 17-14	PC <sub>7</sub> -PC <sub>0</sub>	1/0	Port C (Bit).
26	V <sub>CC</sub>		+5 Volts.
7	GND		0 Volts.

### DETAILED DESCRIPTION

#### General

The 82C55A is a programmable peripheral interface (PPI) device designed for use in microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 82C55A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

#### Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the 82C55A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

#### Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and, in turn, issues commands to both of the Control Groups.

#### (CS)

Chip Select. A "LOW" on this input pin enables the communication between the 82C55A and the CPU.

### (RD)

Read. A "LOW" on this input pin enables the 82C55A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 82C55A.

#### (WR)

Write. A "LOW" on this input pin enables the CPU to write data or control words into the 82C55A.

### (A<sub>0</sub> and A<sub>1</sub>)

**Port Select 0 and Port Select 1.** These input signals, in conjunction with the  $R\overline{D}$  and  $\overline{WR}$  inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus ( $A_0$  and  $A_1$ ).

#### 82C55A BASIC OPERATION

A <sub>1</sub>	A <sub>0</sub>	RD	WR	<u>cs</u>	INPUT OPERATION (READ)
0	0	0	1	0	PORT A DATA BUS
0	1	0	1	0	PORT B - DATA BUS
1	0	0	1	0	PORT C → DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS - PORT A
0	1	1	0	0	DATA BUS PORT B
1	0	1	0	0	DATA BUS - PORT C
1	1	1	0	0	DATA BUS - CONTROL
					DISABLE FUNCTION
Х	Х	Х	Χ.	1	DATA BUS - 3-STATE
1	1	0	1	0	ILLEGAL CONDITION
X	Х	1	1	0	DATA BUS - 3-STATE




Figure 3. 82C55A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

#### (RESET)

Reset. A "HIGH" on this input clears the control register, and all ports (A, B, C) are set to the input mode.

### Group A and Group B Controls

The functional configuration of each port is programmed by the system's software. In essence, the CPU "outputs" a control word to the 82C55A. The control word contains information, such as "mode," "bit set," "bit reset," etc., that initializes the functional configuration of the 82C55A.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A - Port A and Port C upper (C7 - C4)

Control Group B — Port B and Port C lower (C3-C0)

The Control Word Register can be both written and read as shown in the address decode table in the pin descriptions. Figure 6 shows the control word format for both Read and Write operations. When the control word is read, bit D7 will

always be a logic "1," as this implies control word mode information.

#### Ports A. B. and C

The 82C55A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system's software, but each has its own special features or "personality" to further enhance the power and flexibility of the 82C55A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch. Both "pull-up" and "pull-down" bus hold devices are present on Port A.

**Port B.** One 8-bit data input/output latch/buffer and one 8-bit data input buffer. Only "pull-up" bus hold devices are present on Port B.

Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B. Only "pull-up" bus hold devices are present on Port C.




Figure 4. 82C55A Block Diagram Showing Group A and Group B Control Functions

### **OPERATIONAL DESCRIPTION**

#### **Mode Selection**

There are three basic modes of operation that can be selected by the system software:


Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output

Mode 2 — Bi-Directional Bus

When the reset input goes "HIGH" all ports will be set to the input mode (i.e., all 24 lines will be in the high-impedance state). After the reset is removed, the 82C55A can remain in the input mode with no additional initialization required. This eliminates the need for pull-up or pull-down resistors in "all CMOS" designs. During the execution of the system program, any of the other modes may be selected using a single output instruction. This allows a single 82C55A to service a variety of peripheral devices with a simple software maintenance rou-

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance, Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results; Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.



and Bus Interface

06101A




Figure 6. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first, but after a cursory review of the complete device operation, a simple, logical I/O approach will surface. The design of the 82C55A has taken into account things, such as efficient PC board layout, control signal definition vs PC layout, and complete functional flexibility to support almost any peripheral device with no external logic.

### **Operating Modes**

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required; data is simply written to or read from a specified port.

Such design represents the maximum use of the available pins.

### Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.




Figure 7. Bit Set/Reset Format

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using Bit Set/Reset operation just as if they were data output ports.

### Interrupt Control Functions

When the 82C55A is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

INTE flip-flop definition:


(BIT-SET) — INTE is SET — Interrupt enable (BIT-RESET) — INTE is RESET — Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.


Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.






### MODE 0 (Basic Input)




MODE 0 (Basic Output)

### **MODE 0 Port Definition**

	4		В	GRO	UP A		GRO	UP B
D <sub>4</sub>	D <sub>3</sub>	D <sub>1</sub>	D <sub>0</sub>	PORT A	PORT C (UPPER)	#	PORT B	PORT C (LOWER)
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT



3-273



06101A
Refer to page 7-1 for Essential Information on Military Devices

### **Operating Modes**

MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

### Input Control Signal Definition

STB (Strobe Input). A "LOW" on this input loads data into the input latch.

### IBF (Input Buffer Full F/F)

A "HIGH" on this output indicates that the data has been loaded into the input latch—in essence, an acknowledgement. IBF is set by  $\overline{\text{STB}}$  input being LOW and is reset by the rising edge of the  $\overline{\text{RD}}$  input.

### **INTR** (Interrupt Request)

A "HIGH" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set when the  $\overline{STB}$  is a "one," IBF is a "one," and INTE is a "one." It is reset by the falling edge of  $\overline{RD}$ . This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

#### INTE A

Controlled by bit set/reset of PC4.

#### INTE E

Controlled by bit set/reset of PC2.




Figure 8. MODE 1 Input




Figure 9. MODE 1 (Strobed Input)

### **Output Control Signal Definition**

OBF (Output Buffer Full F/F). The OBF output will go "LOW" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK Input being LOW.

ACK (Acknowledge Input). A "LOW" on this input informs the 82C55A that the data from Port A or Port B has been accepted – in essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "HIGH" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when  $\overline{ACK}$  is a "one,"  $\overline{OBF}$  is a "one," and INTE is a "one." It is reset by the falling edge of  $\overline{WR}$ .

#### INTE A

Controlled by bit set/reset of PC6.

#### INTE B

Controlled by bit set/reset of PC2.




Figure 10. MODE 1 Output






Figure 11. Mode 1 (Strobed Output)

#### Combinations of MODE 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications





PORT A - (STROBED OUTPUT)
PORT B - (STROBED INPUT)

LS001640

Figure 12. Combinations of MODE 1

### **Operating Modes**

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

### **Bidirectional Bus I/O Control Signal Definition**

**INTR (Interrupt Request).** A HIGH on this output can be used to interrupt the CPU for both input or output operations.

#### **Output Operations**

**OBF** (Output Buffer Ful). The OBF output will go "LOW" to indicate that the CPU has written data out to Port A.

ACK (Acknowledge). A "LOW" on this input enables the tristate output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.


INTE 1 (The INTE Flip-Flop Associated with  $\overline{\text{OBF}}$ ). Controlled by bit set/reset of PC<sub>6</sub>.


#### Input Operations

STB (Strobe Input). A "LOW" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "HIGH" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC<sub>4</sub>.





### - INTRA ÖBF<sub>A</sub> PC, PC, CONTROL WORD CONTROL WORD ÄCK. PC, PC. - ACK D, STBA - STB PC, PC<sub>5</sub> PB, PB0 ← ÖBF<sub>B</sub> PC1 PC<sub>2</sub> PC<sub>2</sub> - ACK PC. - INTR PC<sub>0</sub> - INTR LS001681 LS001691


MODE 2 AND MODE 1 (INPUT)

MODE 2 AND MODE 1 (OUTPUT)

#### **Mode Definition Summary**

	MOD	E 0
	IN	OUT
PA <sub>0</sub>	IN	OUT
PA <sub>1</sub>	IN	OUT
PA <sub>2</sub>	IN	OUT
PA <sub>3</sub>	IN	OUT
PA <sub>4</sub>	IN	OUT
PA <sub>5</sub>	IN	OUT
PA <sub>6</sub>	IN	OUT
PA <sub>7</sub>	IN	OUT
PB <sub>0</sub>	IN	OUT
PB <sub>1</sub>	IN	OUT
PB <sub>2</sub>	IN	OUT
PB <sub>3</sub>	IN	OUT
PB <sub>4</sub>	IN	OUT
PB <sub>5</sub>	IN	OUT
PB <sub>6</sub>	IN	OUT
PB <sub>7</sub>	IN	OUT
PC <sub>0</sub>	iN	OUT
PC <sub>1</sub>	IN	OUT
PC <sub>2</sub>	IN	OUT
PC <sub>3</sub>	IN	OUT
PC <sub>4</sub>	IN	OUT
PC <sub>5</sub>	l IN	OUT
PC <sub>6</sub>	IN	OUT
PC <sub>7</sub>	IN	OUT

MOE	E 1
IN	OUT
N N	OUT
iN	OUT
IN IN	OUT
IN IN	OUT
2 2	OUT
IN IN	OUT
iN	OUT
IN IN	OUT
IN IN	OUT
IN	OUT
INTR <sub>B</sub> IBF <sub>B</sub> STB <sub>B</sub> INTR <sub>A</sub> STB <sub>A</sub> IBF <sub>A</sub> I/O	INTR <sub>B</sub> OBF <sub>B</sub> ACK <sub>B</sub> INTR <sub>A</sub> I/O I/O ACK <sub>A</sub>
1/0	OBFA



### **Special Mode Combination Considerations**

There are several combinations of modes possible. For any combination, some or all of the Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a "Set Mode" command.

During a read of Port C, the state of all the Port C lines, except the ACK and STB lines, will be placed on the data bus. In place of the ACK and STB line states, flag status will appear on the data bus in the PC2, PC4, and PC6 bit positions as illustrated by Figure 18.

Through a "Write Port C" command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a "Write Port C" command, nor can the interrupt enable flags be accessed. To write to any Port C output programmed as an output in a Mode 1 group or to change an interrupt enable flag, the "Set/Reset Port C Bit" command must be used.

With a "Set/Reset Port C Bit" command, any Port C line programmed as an output (including INTR, IBF and OBF) can be written, or an interrupt enable flag can be either set or reset. Port C lines programmed as inputs, including ACK and STB lines, associated with Port C are not affected by a "Set/Reset Port C Bit" command. Writing to the corresponding Port C bit positions of the ACK and STB lines with the "Set/Reset Port C Bit" command will affect the Group A and Group B interrupt enable flag, as illustrated in Figure 18.

#### Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 82C55A is programmed to function in Modes 1 or 2, Port C generates or accepts "handshaking"

signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.




Figure 17. MODE 1 Status Word Format




Figure 17a. MODE 2 Status Word Format

Interrupt Enable Flag	Position	Alternate Port C Pin Signal (Mode)
INTE B	PC2	ACK <sub>B</sub> (Output Mode 1) or STB <sub>B</sub> (Input Mode 1)
INTE A2	PC4	STB <sub>A</sub> (Input Mode 1 or Mode 2)
INTE A1	PC6	ACK (Output Mode 1 or Mode 2)

Figure 18. Interrupt Enable Flags in Modes 1 and 2

### APPLICATIONS INFORMATION

The 82C55A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 82C55A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 82C55A to exactly "ifit" the application. Figures 19 through 25 present a few examples of typical applications of the 82C55A.





Figure 19. Printer Interface LS001712







Figure 21. Keyboard and Terminal Address Interface



### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 to +150°C
V <sub>CC</sub> with Respect to V <sub>SS</sub> 0.5 to +7.0V
All Signal Voltages with
Respect to V <sub>SS</sub> 0.5 to +7.0V
Power Dissipation 1.0W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Part Number	TA	Vcc
82C55A-2, 82C55A	0°C to 70°C	5V ±10%

Operating ranges define those limits over which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over operating range unless otherwise specified


Parameters	Description	Test Conditions	Min	Max	Units
VIH	Logical One Input Voltage		2.0	Vcc	v
VIL	Logical Zero Input Voltage		5	0.8	v
VOH	Logical One Output Voltage	IOH = -2.5mA IOH = -100µA	3.0 VCC - 0.4		Ÿ
VOL	Logical Zero Output Voltage	IOL = +2.5mA		0.4	٧
IIL	input Leakage Current	OV ≤ VIN ≤ VCC	-1.0	± 10	μΑ
Ю	I/O Pin Leakage Current	OV ≤ VO ≤ VCC	- 10.0	10.0	μΑ
ІВНН	Bus Hold High Leakage Current	VO = 3.0V Ports A, B, C	-50	-300	μΑ
IBHL	Bus Hold Low Leakage Current	VO = 1.0V Port A Only	+ 50	+ 300	μΑ
IDAR	Darlington Drive Current	Ports A, B, C Test Condition 3	-2.0		mA
ICC	Power Supply Current	VCC = 5.5V VIN = VCC or GND Outputs Open		10	μΑ

### CAPACITANCE TA = 25°C; VCC = GND = 0V; VIN = +5V or GND

Parameters	Description	Test Conditions	Min	Max	Units
CIN*	Input Capacitance	FREQ = 1 MHz Unmeasured pins returned to GND		10	pf
Ci/O*	I/O Pin Capacitance			20	pf

\*Guaranteed and sampled, but not 100% tested

### SWITCHING TEST CIRCUIT



06101A

3-283

## TEST CONDITION DEFINITION TABLE

	TEST CON	DITION DEFINITION .	TABLE	
		P1	R2	C1
TEST CONDITION		523Ω	OPEN	150 pf
1	1.7V		1.7ΚΩ	50 pf
2	5.0V	2ΚΩ	OPEN	OPEN
3	1.5V	750Ω	OF LIV	

## SWITCHING TEST INPUT WAVEFORM



# SWITCHING CHARACTERISTICS over operating range unless otherwise specified

### **Bus Parameters**

#### READ

READ					
Parameters	Description	Test Conditions	Min	Max	Units
tAR tRA tRR tRD tDF tRV	Address Stable Before READ Address Stable After READ READ Pulse Width Data Valid From READ Data Float After READ Time Between READs and/or WRITE	1 2	0 0 150 10 300	100 75	ns ns ns ns ns

### WRITE

WRITE	T	Test Conditions			Units
Parameters	Description		Min	Max	
tAW tWA	Address Stable Before WRITE Address Stable After WRITE	82C55A-2: Ports A, B, C 82C55A: Ports A, B 82C55A: Port C	0 20 20 60 100		ns ns ns ns
tWW tDW tWD	WRITE Pulse Width Data Valid to WRITE High Data Valid After WRITE High	82C55A-2: Ports A, B, C 82C55A: Ports A, B 82C55A: Port C	100 30 30 60		ns ns ns ns


### OTHER TIMINGS

Parameters	Description	Test Conditions			4
			Min	Max	Units
Parameters		1		350	กร
tWB	WR = 1 to Output	, i	0		ns
tIR	Peripheral Data Before RD		1 0	i	ns
tHB	Peripheral Data After RD		100	1	ns
tAK	ACK Pulse Width		100	ļ	ns
tST	STB Pulse Width		20		ns
tPS	Per. Data Before STB High		50	1	ns
tPH	Per. Data After STB High	1	I	175	ns
tAD	ACK = 0 to Output	,	20	250	ns
tKD	ACK = 1 to Output Float	2	*	150	ns
tWOB	WR = 1 to OBF = 0	1 4		150	ns
tAOB	ACK = 0 to OBF = 1	1	· I	150	ns
tSIB	STB = 0 to IBF = 1	1	i	150	ns
tRIB	RD = 1 to !BF = 0			200	ns
tRIT	RD = 0 to $INTR = 0$	1		150	ns
tSIT	STB = 1 to iNTR = 1	1 1	1	150	ns
tAIT	ACK = 1 to INTR = 1	1		200	ns
tWIT	WR = 0 to $INTR = 0$	1 Note 1	500	1	ns
tRES	Reset Pulse Width	see Note 1	1 500		


Note 1: Period of initial Reset pulse after power-on at least 50usec. Subsequent Reset pulses may be 500ns minimum.







3-285



06101A