

128K x 8 Static RAM

		Device Types												
Key Parameters S128K8 and S128K8L	25C	35M 35I 35C	45M 45I 45C	55M 55I 55C	70M 70I 70C	85M 85I 85C	100M 100I 100C	Unit						
Access Time	25	35	45	55	70	85	100	nS						
Cycle Time	25	35	45	55	70	85	100	nS						
Output Enable Access	10	15	15	20	25	30	50	nS						

Features

- 32 pin DIP, LCC, SOJ, Flatpack
- Advanced 4-T CMOS technology
- S128K8 is compliant to DESC Standardized Military Drawing No. 5962-89598

General Description

The Inova S128K8 is a high performance one megabit Static Random Access Memory (SRAM) organized as 128K eight -bit bytes.

The S128K8 is manufactured using a highly reliable, four transistor cell CMOS process. This provides a component which combines low active and standby power characteristics with high performance.


All inputs are fully TTL-compatible. Operation is fully static, without need for extra control logic to generate clock signals.

Every military grade device is fully compliant to MIL-STD-883C, paragraph 1.2.1. Industrial and commercial grade devices are fabricated in the same production line which assures that they are also of the highest quality.

- 300 mil DIP for 25, 35, 45 ns parts
- Military, industrial, and commercial temperature range
- Military grades compliant to MIL-STD-883C

Package Options

Pinout





Recommended Operating

Conditions

Parameter	Symbol	Min	Max.	Unit
<u> </u>				Oint .
Supply Voltage ⁽¹⁾	V_{cc}	4.5	5.5	V
Input HIGH Voltage	V _{IH}	2.2	V _{cc} +0.5	V
Input LOW Voltage	V _{IL}	-0.5	0.8	V
Operating Temp. Mil.	T _c	-55	125	°C
Operating Temp. Ind.	T _c	-40	85	°C
Operating Temp. Comp	n. T _c	0	70	°C

Absolute Maximum Ratings (2)

, toggiate maximi	
Temperature Under Bias	-55 °C to 125 °C
Storage Temperature	-65 °C to 150 °C
Supply Voltage ⁽¹⁾	-0.5V to 7.0 V
Signal Voltage On Any Pin	-0.5 V to V _{cc} + 0.5V
Power Dissipation	1 Watt
D.C. Continuous Output Current	Per Output 20 mA
Lead Temperature (Soldering 10) sec) 260 °C


Notes:

- 1. All voltages referenced to V_{ss} (GND).
- 2. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Truth Table

Mode	cs	0 <u>E</u>	WE	I/O Operation	Supply Current
Standby	Н	Χ	X	High Z	I _{SB} /I _{FSB}
Read	L	T	Н	Output	I _{CC2}
Write	L	Х	L	Input	l _{CC2}
Output Disable	L	Н	Н	High Z	l _{CC2}

Load Test Circuits



Memory Scale

50

Access Time	25	35	45	55	70	85	100	Unit
								kbits/ns

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V

inova microelectronics corporation, 2220 Martin Avenue, Santa Clara, CA 95050

Phone: 408-980-0730 Fax: 408-980-1805



DC and Operating Characteristics L=Low Power, S = Standard Power

Symbol		2	5	3	5	4	5	5	5	7(0	8	5	10)0	Units	
		L	s	L	S	L	s	L	S	L	S	L	S	L	S		
	С	90	100	80	90	80	90	80	90	80	90	80	90	80	90		
I _{CC1} (1)	ı			85	95	85	95	85	95	85	95	85	95	85	95	mA(max)	
	М			90	100	90	100	90	100	90	100	90	100	90	100		
I _{CC2} (2)		140	150	125	140	125	125	125	125	125	125	125	125	125	125	mA(max)	
	С	30	40	3	30	1.5	4	1.5	4	1.5	4	1.5	4	1.5	4	mA(max)	
I _{SB} (3)	1			4	35	2.0	5	2.0	5	2.0	5	2.0	5	2.0	5		
	М			10	40	10	10	10	10	10	10	10	10	10	10		
	С	0.75		0.75		0.75		0.75		0.75		0.75		0.75			
I _{FSB} (4)	1			1.25		1.25		1.25		1.25		1.25		1.25		mA(max)	
	М			5		5		5		5		5		5			
	C	0.10		0.10		0.10		0.10		0.10		0.10		0.10			
I _{CCDR} (5)	ı			0.15		0.15		0.15		0.15		0.15		0.15		mA(max)	
	М			2.0		2.0		2.0		2.0		2.0		2.0			
V _{DR} (6)		2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	2.0	V(min)	

Notes

- (1) Static Supply Current: $\overline{CS}=V_{ij}$, $\overline{OE}=V_{ij+1}$ No address transitions
- (2) Dynamic Supply Current: $\overline{CS} < V_{il}$, $\overline{OE} = V_{iil}$, Address Change every t_{BG}
- (3) Standby Supply Current With TTL Inputs:

CS > V_{IH}, Address change every t_{RC}

- (4) Standby Supply Current With CMOS Inputs: $\overline{CS} = V_{cc} + 0.2V$. No address transitions
- (5) Data Retention Current: $\overline{CS} = V_{DR} \min$, $V_{CC} = V_{DR} \min$
- (6) Data Retention Voltage: V_{cc} minimum supply voltage

DC and Operating Characteristics L=Low Power, S = Standard Power

	· •	y				· · · ·	<u> </u>								01
Symbol	25	25			45	1	55	;	70		8	35 100		Units	
	L	S	L	S	L	S	L	S	L	s	L	s	L	S	
I _{LI} (1)	2	2	2	2	2	2	2	2	2	2	2	2	2	2	μ A (max)
I _{LO} (2)	2	2	2	2	2	2	2	2	2	2	2	2	2	2	μ A (max)
V _{OL} (3)	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	0.4	V (max)
V _{OH} (4)	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4	V (min)
Typical Test Conditions				;		Add	resses	Data I/O			CS, WE,		ŌĒ		
Pin Capacitance Pin			/oltage	=0V, j	f=1.0	MHz	8		10			12			pF(typ)

Notes

- (1) Input Leakage Current: $V_{cc} = max$, $V_{in} = GND$ to V_{cc}
- (2) Output Leakage Current: $V_{OUT} = GND$ to V_{CC} , Outputs in tri-state
- (3) Output Low Voltage: I_{OL} = 8 mA
- (4) Output High Voltage: I_{OH} = -4 mA




AC Characteristics(1)

	S128K8 and S128K8L	Cumbal	25	5C	35C	, <i>I</i> ,M	45C	, <i>I</i> ,M	55C	, <i>I</i> ,M	70 C	,I,M	85C	, <i>I</i> ,M
No.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max	Min
1	Read Cycle Time	t _{RC}	25		35		45		55		70		85	
2	Address Access Time	t _{AA}		25		35		45		55_		70		85
3	CS on to Output Valid	t _{ACS}		25		35		45		55		70		85
4	OE on to Output Valid	t _{oe}		10		15		15		20		25		30
5	CS on to Output in Low Z	t _{CLZ} (2,3)	5		5		5		5		5		5	
6	OE on to Output in Low Z	t _{OLZ} (2,3)	0		0		0		0		0		0	
7	CS off to Output in High Z	t _{CHZ} (2,3)	0	10	0	15	0	20	0	35	0	35	0	35
8	OE off to Output in High Z	t _{OHZ} (2,3)	0	10	0	15	0	20	0	35_	0	35	0	35
9	Output Hold from Address Change	t _{oh}	3		5		5		5		5		5	
10	Write Cycle Time	t _{wc}	25		35		45		55		70		85	
11	Chip Selection to End of Write	t _{cw}	20		25		35		45		60		75	
12	Address Set-up Time	t _{AS}	0		0		0		0	1	0		0	
13	Address Valid to End of Write	t _{AW}	20		25		35		45		60		75	
14	Write Pulse Width	t _{wP}	20		25		30		35		35		40	
15	Write Recovery Time	t _{wn}	0		0		5		5		5		5	
16	Write Pulse on to Output in High Z	t _{wHZ(2,3)}	0	10	0	15	0	20	0	35	0	35	0	35
17	Write Pulse off to Output in Low Z	t _{wLZ(2,3)}	5		5		5		5		5		5	<u> </u>
18	Data Valid Set-Up to End of Write	t _{DW}	15		20		25		25		30		35	
19	Data Hold from End of Write	t _{DH}	0		0		0		3		3		3	
20	Chip Deselect to Data Retention	t _{CDR(2)}	0		0		0		0		0		0	
21	Operation Recovery Time	t _{R(2)}		25		35	Ĭ	45		55		70		85

Notes: (1) At Recommended Operating Conditions. All Values in Nanoseconds. 100nS and 120nS parts are also available. (2) This Parameter is characterized initially and after any design or process change which could affect it. It is guaranteed to, but not tested to, the limits specified. (3) All Transitions are measured ± 500mV from steady state with loading as specified in "Load Test Circuits."

READ CYCLE



Reading the S128K8 device is accomplished by taking chip select (CS) and output enable (OE) LOW, while write enable (WE) remains inactive or high. Under these conditions, the contents of the memory location specified on the address pins will appear on the appropriate data input/output pins.


Notes:

- 1. WE is high for READ CYCLES.
- 2. Device is continuously selected, $\overline{CS} = V_{\parallel}$ for all outputs active.
- 3. Address valid prior to or coincident with \overline{CS} transition low.
- 4. OE =V,
- 5. Data Output transitions measured ±500mV from steady state. This parameter is sampled and not 100% tested


Data Retention

S128K8 devices exhibit very low current drain when operated in Data Retention Mode. This Mode is entered by first driving Chip Select to V_{CC} and subsequently driving both V_{CC} and Chip Select to V_{DR} . Chip Select must be set up before the V_{CC} drops below its minimum level. When exiting from Data Retention Mode, the user must wait one full Read Cycle Time prior to asserting Chip Select.

DATA RETENTION TIMING



WRITE CYCLE




Writing to the S128K8 is achieved when the chip select (CS) and write enable (WE) inputs are LOW. Data on the input/output pins is written into the memory location specified on the address pins (A0-A16).

The input/output pins remain in a high impedance state when chip select (CS) or output enable (OE) is HIGH, or write enable (WE) is LOW.

Notes:

- 1. $\overline{\text{WE}}$ or $\overline{\text{CS}}$ must be high during all address transitions.
- 2. A write occurs during the overlap (TWP) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- 3. TWR is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high to the end of the write cycle.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the $\overline{\text{CS}}$ low transitions occurs simultaneously with or after the $\overline{\text{WE}}$ low transition, the outputs remain in a high impedance state.
- 6. Data output transitions are measured \pm 500mV from steady state. This parameter is sampled and characterized but not 100% tested.
- 7. During a WE controlled write cycle, write pulse low is ≥TDW + TWHZ to allow the I/O drivers to turn off and data to be placed on the the bus for the required TDW. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified TWP.

Package Dimension and Ordering Information







56

Product Data

Package Dimension and Ordering Information





All Specifications are subject to change without notice.
Printed in U.S.A., AMN-790