

3.3 V 168-pin Registered SDRAM Modules 64 MB, 128 MB, 256 MB, 512 MB & 1 GB Densities

- 168-pin JEDEC Standard, Registered 8 Byte Dual-In-Line SDRAM Module for PC and Server main memory applications
- One bank 8M × 72, 16M × 72, 32M × 72 and 64M × 72 organization, two bank 128M × 72 organization
- Optimized for ECC applications with very low input capacitances
- Auto Refresh (CBR) and Self Refresh
- All inputs and outputs are LVTTTL compatible
- Serial Presence Detect with E²PROM
- Utilizes SDRAMs in TSOPII-54 packages with registers and PLL. The two bank module uses stacked TSOP54 packages.

- Programmed Latencies:

Product Speed		CL	t _{RCD}	t _{RP}
-8	PC100	2	2	2

- Single + 3.3 V (± 0.3 V) power supply
- Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave)
- Performance:

		-8	Unit
		PC100	
f _{CK}	Clock Frequency (max.)	100	MHz
t _{CK}	Clock Cycle Time (min.)	10	ns
t _{AC}	Clock Access Time (min.)	6	ns

The HYS 72Vx2x0GR family are industry standard 168-pin 8-byte Dual in-line Memory Modules (DIMMs) which are organized as 8M × 72, 16M × 72, 32M × 72, 64M × 72 & 128M × 72 high speed memory arrays designed with Synchronous DRAMs (SDRAMs) for ECC applications. The 32M x 72 (256MByte) registered DIMM module is available in two versions (12 or 13 row addresses). All control and address signals are registered on-DIMM and the design incorporates a PLL circuit for the Clock inputs. Use of an on-board register reduces capacitive loading on the input signals but are delayed by one cycle in arriving at the SDRAM devices. Decoupling capacitors are mounted on the PC board. The DIMMs use a serial presence detects scheme implemented via a serial E²PROM using the 2-pin I²C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes are available to the end user. All Infineon 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 133.35 mm long footprint.

Ordering Information

Type	Compliance Code	Description	SDRAM Technology
HYS 72V8200GR-8-C HYS 72V8200GR-8-E	PC100-222-622R	one bank 64 MB Reg. DIMM	64 MBit (x8)
HYS 72V16200GR-8-C HYS 72V16200GR-8-E	PC100-222-622R	one bank 128 MB Reg. DIMM	64 MBit (x4)
HYS 72V16201GR-8-C2	PC100-222-622R	one bank 128 MB Reg. DIMM	128 MBit (x8)
HYS 72V32201GR-8-C2	PC100-222-622R	one bank 256 MB Reg. DIMM	128 MBit (x4)
HYS 72V32200GR-8-C2	PC100-222-622R	one bank 256 MB Reg. DIMM	256 MBit (x8)
HYS 72V64200GR-8-C2	PC100-222-622R	one bank 512 MB Reg. DIMM	256 MBit (x4)
HYS 72V128220GR-8-C2	PC100-222-622R	two bank 1 GByte Reg. DIMM	256 MBit (x4 stacked)

Note: All part numbers end with a place code (not shown), designating the die revision. Consult factory for current revision. Example: HYS 64V8200GR-8-C2, indicating Rev. C2 dies are used for SDRAM components.

Pin Definitions and Functions

A0 - A11, A12	Address Inputs	DQMB0 - DQMB7	Data Mask
BA0, BA1	Bank Selects	CS0 - CS3	Chip Select
DQ0 - DQ63	Data Input/Output	REGE *)	Register Enable "H" or N.C = registered mode "L" = buffered mode
CB0 - CB7	Check Bits (x72 organization only)	V_{DD}	Power (+ 3.3 V)
RAS	Row Address Strobe	V_{SS}	Ground
CAS	Column Address Strobe	SCL	Clock for Presence Detect
WE	Read/Write Input	SDA	Serial Data Out
CKE0	Clock Enable	N.C.	No Connection
CLK0 - CLK3	Clock Input	–	–

*) note : To conform to this specification, motherboards must pull this pin to high state or no connect.

Address Format


Density	Organization	Memory Banks	SDRAMs	# of SDRAMs	# of row/bank/ columns bits	Refresh	Period	Interval
64 MB	8M × 72	1	8M × 8	9	12/2/9	4k	64 ms	15.6 μs
128 MB	16M × 72	1	16M × 4	18	12/2/10	4k	64 ms	15.6 μs
128 MB	16M × 72	1	16M × 8	9	12/2/10	4k	64 ms	15.6 μs
256 MB	32M × 72	1	32M × 4	18	12/2/11	4k	64 ms	15.6 μs
256 MB	32M × 72	1	32M × 8	9	13/2/10	8k	64 ms	7.8 μs
512 MB	64M × 72	1	64M × 4	18	13/2/11	8k	64 ms	7.8 μs
1 GB	128M × 72	2	64M × 4	36	13/2/11	8k	64 ms	7.8 μs

Pin Configuration


PIN#	Symbol	PIN#	Symbol	PIN#	Symbol	PIN#	Symbol
1	V_{SS}	43	V_{SS}	85	V_{SS}	127	V_{SS}
2	DQ0	44	DU	86	DQ32	128	CKE0
3	DQ1	45	CS2	87	DQ33	129	CS3
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7
6	V_{DD}	48	DU	90	V_{DD}	132	N.C.
7	DQ4	49	V_{DD}	91	DQ36	133	V_{DD}
8	DQ5	50	N.C.	92	DQ37	134	N.C.
9	DQ6	51	N.C.	93	DQ38	135	N.C.

Pin Configuration (cont'd)


PIN#	Symbol	PIN#	Symbol	PIN#	Symbol	PIN#	Symbol
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{DD}	101	DQ45	143	V _{DD}
18	V _{DD}	60	DQ20	102	V _{DD}	144	DQ52
19	DQ14	61	N.C.	103	DQ46	145	N.C.
20	DQ15	62	DU	104	DQ47	146	DU
21	CB0	63	N.C.	105	CB4	147	REGE
22	CB1	64	V _{SS}	106	CB5	148	V _{SS}
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	N.C.	66	DQ22	108	N.C.	150	DQ54
25	N.C.	67	DQ23	109	N.C.	151	DQ55
26	V _{DD}	68	V _{SS}	110	V _{DD}	152	V _{SS}
27	WE	69	DQ24	111	CAS	153	DQ56
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58
30	CS0	72	DQ27	114	CS1	156	DQ59
31	DU	73	V _{DD}	115	RAS	157	V _{DD}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	CLK2	121	A9	163	CLK3
38	A10 (AP)	80	N.C.	122	BA0	164	N.C.
39	BA1	81	WP	123	A11	165	SA0
40	V _{DD}	82	SDA	124	V _{DD}	166	SA1
41	V _{DD}	83	SCL	125	CLK1	167	SA2
42	CLK0	84	V _{DD}	126	A12	168	V _{DD}



**Block Diagram: One Bank 8M × 72, 16M x 72 & 32M × 72 SDRAM DIMM Modules
HYS 72V8200GR, HYS72V16201GR and HYS 72V32200GR Using x8 Organized SDRAMs**



Block Diagram: One Bank 16M × 72 & 64M × 72 SDRAM DIMM Modules
HYS 72V16200GR, HYS72V32201 and HYS 72V64200GR Using x4 Organized SDRAMs



Block Diagram: Two Bank 128M x 72 SDRAM DIMM Modules
HYS 72V128220GR Using Stacked x4 Organized SDRAMs

DC Characteristics

$T_A = 0$ to $70\text{ }^\circ\text{C}$ ¹⁾; $V_{SS} = 0\text{ V}$; $V_{DD}, V_{DDQ} = 3.3\text{ V} \pm 0.3\text{ V}$

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input High Voltage	V_{IH}	2.0	$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}	- 0.5	0.8	V
Output High Voltage ($I_{OUT} = - 4.0\text{ mA}$)	V_{OH}	2.4	-	V
Output Low Voltage ($I_{OUT} = 4.0\text{ mA}$)	V_{OL}	-	0.4	V
Input Leakage Current, any input ($0\text{ V} < V_{IN} < 3.6\text{ V}$, all other inputs = 0 V)	$I_{I(L)}$	- 10	10	μA
Output Leakage Current (DQ is disabled, $0\text{ V} < V_{OUT} < V_{DD}$)	$I_{O(L)}$	- 10	10	μA

Capacitance

$T_A = 0$ to $70\text{ }^\circ\text{C}$ ¹⁾; $V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$, $f = 1\text{ MHz}$

Parameter	Symbol	Limit Values		Unit
		One Bank Modules	Two Bank Modules	
Input Capacitance (all inputs except CLK and CKE)	C_{IN}	10	20	pF
Input Capacitance (CLK)	C_{CLK}	30	30	pF
Input Capacitance (CKE)	C_{CKE}	17	30	pF
Input/Output Capacitance (DQ0 - DQ63, CB0 - CB7)	C_{IO}	10	17	pF
Input Capacitance (SCL, SA0 - 2)	C_{SC}	8	8	pF
Input/Output Capacitance (SDA)	C_{SD}	8	8	pF

Operating Currents per SDRAM component

$T_A = 0$ to $70\text{ }^\circ\text{C}$ ¹⁾, $V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$

(Recommended Operating Conditions unless otherwise noted)

Parameter	Test Condition	Symbol	64Mb	128Mb	256Mb	Unit	Note
			max.	max.	max.		
Operating current $t_{RC} = t_{RC(MIN.)}$, $t_{CK} = t_{CK(MIN.)}$ Outputs open, Burst Length = 4, CL = 3. All banks operated in random access, all banks operated in ping-pong manner to maximize gapless data access	—	I_{CC1}	110	150	170	mA	2)
Precharge stand-by current in Power Down Mode $CS = V_{IH(MIN.)}$, $CKE \leq V_{IL(MAX.)}$	$t_{CK} = \text{min.}$	I_{CC2P}	2	1.5	2	mA	2)
No operating current $t_{CK} = \text{min.}$, $\overline{CS} = V_{IH(MIN.)}$, active state (max. 4 banks)	$CKE \geq V_{IH(MIN.)}$	I_{CC3N}	45	45	45	mA	2)
	$CKE \leq V_{IL(MAX.)}$	I_{CC3P}	8	10	10	mA	2)
Burst operating current $t_{CK} = \text{min.}$, Read command cycling	—	I_{CC4}	70	90	100	mA	2), 3)
Auto refresh current $t_{CK} = \text{min.}$, Auto Refresh command cycling	—	I_{CC5}	130	210	220	mA	2)
Self refresh current Self Refresh Mode, $CKE = 0.2\text{ V}$	—	I_{CC6}	1	1.5	3	mA	2)

AC Characteristics (SDRAM Device Specification) ^{4), 5)}

$T_A = 0$ to 70 °C ¹⁾; $V_{SS} = 0$ V; $V_{DD} = 3.3$ V \pm 0.3 V, $t_T = 1$ ns

Parameter	Symbol	Limit Values		Unit	Note
		-8 PC100-222			
		min.	max.		

Clock and Access times

Clock Cycle Time	t_{CK}				
CAS Latency = 3		10	–	ns	–
CAS Latency = 2		10	–	ns	–
Clock Frequency	f_{CK}				
CAS Latency = 3		–	100	MHz	–
CAS Latency = 2		–	100	MHz	–
Access Time from Clock	t_{AC}				
CAS Latency = 3		–	6	ns	–
CAS Latency = 2		–	6	ns	–
Clock High Pulse Width	t_{CH}	3	–	ns	–
Clock Low Pulse Width	t_{CL}	3	–	ns	–
Transition Time	t_T	0.5	10	ns	–

Setup and Hold Parameters

Input Setup Time	t_{IS}	2	–	ns	–
Input Hold Time	t_{IH}	1	–	ns	–
Power Down Mode Entry Time	t_{SB}	–	1	CLK	–
Power Down Mode Exit Setup Time	t_{PDE}	1	–	CLK	–
Mode Register Set-up Time	t_{RSC}	2	–	CLK	–
Transition Time	t_T	0.5	10	ns	–

Common Parameters

Row to Column Delay Time	t_{RCD}	20	–	ns	–
Row Precharge Time	t_{RP}	20	–	ns	–
Row Active Time	t_{RAS}	45	100k	ns	–
Row Cycle Time	t_{RC}	70	–	ns	–
Activate (a) to Activate (b) Command Period	t_{RRD}	2	–	CLK	–
CAS(a) to CAS(b) Command Period	t_{CCD}	1	–	CLK	–

AC Characteristics (SDRAM Device Specification) (cont'd) ^{4), 5)}

$T_A = 0$ to 70 °C ¹⁾; $V_{SS} = 0$ V; $V_{DD} = 3.3$ V \pm 0.3 V, $t_T = 1$ ns

Parameter	Symbol	Limit Values		Unit	Note
		-8 PC100-222			
		min.	max.		

Refresh Cycle

Refresh Period	t_{REF}	–	64	ms	–
Self Refresh Exit Time	t_{SREX}	1	–	CLK	⁶⁾

Read Cycle

Data Out Hold Time	t_{OH}	3	–	ns	–
Data Out to Low Impedance	t_{LZ}	0	–	ns	⁷⁾
Data Out to High Impedance	t_{HZ}	3	8	ns	⁷⁾
DQM Data Out Disable Latency	t_{DQZ}	–	2	CLK	–

Write Cycle


Data Input to Precharge (write recovery)	t_{WR}	2	–	CLK	–
DQM Write Mask Latency	t_{DQW}	0	–	CLK	–

Clock Frequency and Latency (Registered DIMM Module Specification) ⁸⁾

Parameter		Symbol	-8	Unit	Notes
Clock Frequency	max.	t_{CK}	100	MHz	–
Clock Cycle Time	min.	t_{CK}	10	ns	–
CAS Latency	min.	t_{AA}	3	CLK	⁹⁾
RAS to CAS Delay	min.	t_{RCD}	2	CLK	–
RAS Latency	min.	t_{RL}	6	CLK	⁹⁾
Precharge Time	min.	t_{RP}	2	CLK	–
Data In to Precharge	min.	t_{DPL}	2	CLK	–
Data In to Active/Refresh	min.	t_{DAL}	5	CLK	–
Bank to Bank Delay Time	min.	t_{RRD}	2	CLK	–
CAS to CAS Delay Time	min.	t_{CCD}	1	CLK	–
Write Latency	fixed	t_{WL}	1	CLK	⁹⁾
DQM Write Mask Latency	fixed	t_{DQW}	1	CLK	–
DQM Data Disable Latency	fixed	t_{DQZ}	1	CLK	–
Clock Suspend Latency	fixed	t_{CSL}	1	CLK	⁹⁾

Notes

1. The registered DIMM modules are designed to operate under system operating conditions between 0-55 deg C ambient, 500 MB/sec sustained bandwidth and 0 LFM airflow.
2. These parameters depend on the cycle rate. All values are measured at 100 MHz operation frequency. Input signals are changed once during tck excepts for Icc6 and for standby currents when tck = infinity.
3. These parameters are measured with continuous data stream during read access and all DQ toggling. CL=3 and BL=4 is assumed and the Vcc current is excluded.
4. An initial pause of 100 μs is required after power-up. Then a Precharge All Banks command must be given followed by eight Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin. Also the on-DIMM PLL must be given enough clock cycles to stabilize before any operation can be guaranteed.
5. AC timing tests have $V_{IL} = 0.8\text{ V}$ and $V_{IH} = 2.0\text{ V}$ with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{IH} and V_{IL} . All AC measurements assume $t_T = 1\text{ ns}$ with the AC output load circuit shown. Specified t_{AC} and t_{OH} parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1 V/ns edge rate between 0.8 V and 2.0 V.
6. Self Refresh Exit is a synchronous operation and begins on the second positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to t_{RC} is satisfied after the Self Refresh Exit command is registered.
7. Referenced to the time at which the output achieves the open circuit condition, not to output voltage levels.
8. Due to the usage of a register device on all input and address signals, all external command cycle are delayed by one clock (Reg-DIMM Latency = 1) on the module board.
9. Delayed by one clock cycle due to the use of the register device.



A serial presence detect storage device - E²PROM 34C02 - is assembled onto the module. Information about the module configuration, speed, etc. is written into the E²PROM device during module production using a serial presence detect protocol (I²C synchronous 2-wire bus)

SPD-Table for -8 Registered DIMM Modules with PLL

Byte#	Description	SPD Entry Value	Hex							
			64 MB 1 Bank -8	128 MB 1 Bank -8 1)	128 MB 1 Bank -8 2)	256 MB 1 Bank-8 *)	256 MB 1 Bank-8 **)	512 MB 1 Bank -8	1 GB 2 Banks -8	
0	Number of SPD Bytes	128	80							
1	Total Bytes in Serial PD	256	08							
2	Memory Type	SDRAM	04							
3	Number of Row Addresses (without BS bits)	12/13	0C	0C	0C	0C	0D	0D	0D	
4	Number of Column Addresses	9/10/11	09	0A	0A	0B	0A	0B	0B	
5	Number of DIMM Banks	1	01	01	01	01	01	01	02	
6	Module Data Width	72	48							
7	Module Data Width (cont'd)	0	00							
8	Module Interface Levels	LVTTTL	01							
9	Cycle Time at CL = 3	10.0 ns	A0							
10	Access Time from Clock at CL = 3	6.0 ns	60							
11	DIMM Config (Error Det/ Corr.)	ECC	02							
12	Refresh Rate/Type	Self-Refresh, 15.6/7.8 μ s	80	80	80	80	82	82	82	
13	SDRAM Width, Primary	x4, x8	08	04	08	04	08	04	04	
14	Error Checking SDRAM Data Width	n/a/x4	08	04	08	04	08	04	04	
15	Minimum t_{CCD}	1 CLK	01							
16	Burst Length Supported	1, 2, 4, 8 & (full page)	8F	8F	0F	0F	0F	0F	0F	
17	Number of SDRAM Banks	4	04							
18	SDRAM Supported CAS Latencies	2 & 3	06							
19	SDRAM \overline{CS} Latencies	0	01							
20	SDRAM WE Latencies	0	01							
21	SDRAM DIMM Module Attributes	with PLL	16							
22	SDRAM Device Attributes	V_{DD} tol +/- 10%	0E							




SPD-Table for -8 Registered DIMM Modules with PLL (cont'd)

Byte#	Description	SPD Entry Value	Hex							
			64 MB 1 Bank -8	128 MB 1 Bank -8 1)	128 MB 1 Bank -8 2)	256 MB 1 Bank-8 *)	256 MB 1 Bank-8 **)	512 MB 1 Bank -8	1 GB 2 Banks -8	
23	Min. Clock Cycle Time at CL = 2	10 ns	A0							
24	Max. Data Access Time from Clock for CL = 2	6 ns	60							
25	Min. Clock Cycle Time at CL = 1	not supp.	FF							
26	Max. Data Access Time from Clock at CL = 1	not supp.	FF							
27	SDRAM Minimum t_{RP}	20 ns	14							
28	SDRAM Minimum t_{RRD}	16 ns	10							
29	SDRAM Minimum t_{RCD}	20 ns	14							
30	SDRAM Minimum t_{RAS}	45 ns	2D							
31	Module Bank Density (per bank)	64/128/256/512 MByte	10	20	20	40	40	80	80	
32	SDRAM Input Setup Time	2 ns	20							
33	SDRAM Input Hold Time	1 ns	10							
34	SDRAM Data Input Setup Time	2 ns	20							
35	SDRAM Data Input Hold Time	1 ns	10							
36-61	Superset Information (may be used in future)	–	FF							
62	SPD Revision	1.2	12							
63	Checksum for Bytes 0 - 62	–	08	11	99	B2	BC	F5	F6	
64-125	Manufacturer's Information	–	XX							
126	Frequency Specification	100 MHz	64							
127	Details of Clocks	–	8F							
128+	Unused Storage Locations	–	FF							

1) HYS72V16200GR-8, 2) HYS72V16201GR-8, *) HYS72V32201GR, **) HYS72V32200GR

Package Outlines




Module Package
JEDEC MO-161
64, 128 & 256 MByte Registered Module
based on x8 organised SDRAMs



L-DIM-168-45

note: all tolerances are in accordance with the JEDEC standard

Module Package
JEDEC MO-161
128, 256 & 512 MByte Registered Module based
on x4 organised SDRAMs



L-DIM-168-46

note: all tolerances are in accordance with the JEDEC standard


Functional Description

All 168-pin Registered DIMMs conform to a compatible set of timing and operation characteristics intended to comply with the 100 MHz standards. The Registered DIMMs achieve high speed data transfer rate up to 100 MHz, when in “registered mode”. The “registered mode” is achieved when the REGE input signal is in “high” state or the pin is not connected. Operation in “buffered mode” (REGE = “low”) needs careful system design to compensate all input signals for the extra delay time of the register components when in “buffered mode”. “Buffered mode” is limited to 66 Mhz operation and is beyond the scope of this datasheet. All INFINEON PC100 Registered DIMM modules are not tested for “buffered mode” operation.

Registered Mode:


All control and address signals are synchronized with the positive edge of externally supplied clocks and are registered on-DIMM and hence delayed by one clock cycle in arriving at the SDRAM devices. The use of the on-board register reduces the capacitive loading of the DIMM on input control and address signals. The SDRAM device data lines (DQ) are connected directly to the DIMM tabs through 10 Ohm series resistors. All the following timing diagrams and explanations show DIMM operation at the tabs, not SDRAM operation.

The picture below depicts an overview of the effect of the Registered Mode on the data outputs (DQs) for a Read operation. Without the registers, the data is delayed according to the device CAS latency, in the case two clocks. With the register, the data is delayed according to the device CAS latency plus an additional clock cycle. This is known as the DIMM CAS latency, and in this example is four three. The data path can be thought of as a pipeline in which the register effectively lengthens the pipe by one clock cycle.



In case of a Burst Write Command the data-in is delayed one clock due the op-DIMM pipeline register also. Therefore, data for the first Burst Write cycle must be applied on the DQ pins on the next clock cycle after the Write command is issued. the remaining data inputs must be supplied on

each subsequent rising clock edge until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.



Registered DIMM Burst Write Operation (BL = 4)

Attention please !

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies. This information describes the type of components and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact INFINEON Technologies Offices in Munich or the INFINEON Technologies Sales Offices and Representatives worldwide.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest INFINEON Technologies office or representative.

Packing

Please use the recycling operators known to you. We can help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport. For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of INFINEON Technologies, may only be used in life-support devices or systems² with the express written approval of INFINEON Technologies.

1. A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
2. Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.