

# Programmable FemtoClock® NG LVPECL Oscillator Replacement

**DATA SHEET** 

# **General Description**

The ICS83PN156I is a programmable LVPECL synthesizer that is "forward" footprint compatible with standard 5mm x 7mm oscillators. The device uses IDT's fourth generation FemtoClock<sup>®</sup> NG technology for an optimum of high clock frequency and low phase noise performance. Forward footprint compatibility means that a board designed to accommodate the crystal oscillator interface and the optional control pins is also fully compatible with a canned oscillator footprint - the canned oscillator will drop onto the 10-VFQFN footprint for second sourcing purposes. This capability provides designers with programability and lead time advantages of silicon/crystal based solutions while maintaining compatibility with industry standard 5mm x 7mm oscillator footprints for ease of supply chain management. Oscillator-level performance is maintained with IDT's 4<sup>th</sup> Generation FemtoClock<sup>®</sup> NG PLL technology, which delivers sub 0.5ps rms phase jitter.

The ICS83PN156I defaults to 156.25MHz using a 25MHz crystal with 2 programming pins floating but can also be set to 4 different frequency multiplier settings to support a wide variety of applications. The below table shows some of the more common application settings.


#### **Features**

- Fourth Generation FemtoClock<sup>®</sup> Next Generation (NG) technology
- Footprint compatible with 5mm x 7mm differential oscillators
- One differential LVPECL output pair
- Crystal oscillator interface which can also be overdriven using a single-ended reference clock
- Output frequency range: 100MHz –156.25MHz
- Crystal/input frequency range: 20MHz 25MHz, parallel resonant crystal
- VCO range: 2GHz 2.5GHz
- RMS phase jitter @ 156.25MHz, 12kHz 20MHz: 0.348ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- · Available in lead-free (RoHS 6) package


## **Common Applications and Settings**

FSEL1:FSEL0	XTAL (MHz)	Output Frequency (MHz)	Application(s)
00	25	100	PCI Express
01	25	125	Ethernet
10	25	150	SAS, Embedded Processor
11 (default)	25	156.25	10 Gigabit Ethernet XAUI, Rocket IO (default)

# **Block Diagram**



# **Pin Assignment**



10-Lead VFQFN
5mm x 7mm x 1mm
package body
K Package
Top View

**Table 1. Pin Descriptions** 

Number	Name	Ту	ре	Description
1	OE	Input	Pullup	Output enable. LVCMOS/LVTTL interface levels.
2	RESERVED	Reserve		Reserved pin. Do not connect.
3	V <sub>EE</sub>	Power		Negative supply pin.
4, 5	XTAL_OUT XTAL_IN	Input		Crystal oscillator interface XTAL_IN is the input, XTAL_OUT is the output. Crystal oscillator interface which can also be overdriven using a single-ended reference clock.
6, 7	Q, nQ	Output		Differential output pair. LVPECL interface levels.
8	V <sub>CC</sub>	Power		Power supply pin.
9	FSEL0	Input	Pullup	Output divider control inputs. Sets the output divider value to one of four values. See Table 3. LVCMOS/LVTTL interface levels.
10	FSEL1	Input	Pullup	Output divider control inputs. Sets the output divider value to one of four values. See Table 3. LVCMOS/LVTTL interface levels

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

# **Function Table**

**Table 3. Divider Function Table** 

FSEL[1:0]	M Value	N Value
0 0	80	÷20
0 1	80	÷16
1 0	84	÷14
1 1 (default)	100	÷16

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub> XTAL_IN Other Inputs	0V to 2V -0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{JA}$	39.2°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				131	mA

## Table 4B. Power Supply DC Characteristics, $V_{CC}$ = 2.5V ± 5%, $V_{EE}$ = 0V, $T_A$ = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				124	mA

## Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		V <sub>CC</sub> = 3.465V	2		V <sub>CC</sub> + 0.3	V
V <sub>IH</sub>			V <sub>CC</sub> = 2.625V	1.7		V <sub>CC</sub> + 0.3	V
V	Input Low Voltage		V <sub>CC</sub> = 3.465V	-0.3		0.8	V
V <sub>IL</sub>			V <sub>CC</sub> = 2.625V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	OE, FSEL[1:0]	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μΑ
I <sub>IL</sub>	Input Low Current	OE, FSEL[1:0]	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ

Table 4D. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CC</sub> – 1.3		V <sub>CC</sub> - 0.8	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>CC</sub> – 2.0		V <sub>CC</sub> – 1.6	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs termination with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  – 2V.

## **Table 5. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		20		25	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

## **AC Electrical Characteristics**

Table 6A. AC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency		100		156.25	MHz
fjit(Ø)	RMS Phase Jitter (Random); NOTE 1	156.25MHz, Integration Range: 12kHz – 20MHz		0.348	0.5	ps
		150MHz, Integration Range: 12kHz – 20MHz		0.318	0.5	ps
		125MHz, Integration Range: 12kHz – 20MHz		0.314	0.5	ps
		100MHz, Integration Range: 12kHz – 20MHz		0.323	0.5	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 2				10	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	100		350	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 25MHz, 12pF resonant crystal.

NOTE 1: Please refer to the Phase Noise plots.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

Table 6B. AC Characteristics,  $V_{cc} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40$ °C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency		100		156.25	MHz
fjit(Ø) RI		156.25MHz, Integration Range: 12kHz – 20MHz		0.353	0.5	ps
	RMS Phase Jitter (Random)	150MHz, Integration Range: 12kHz – 20MHz		0.322	0.5	ps
git(Ø)	nivio Friase ditter (naridorri)	125MHz, Integration Range: 12kHz – 20MHz	0.322 0.5 0.319 0.5 0.319 0.5	0.5	ps	
		100MHz, Integration Range: 12kHz – 20MHz		0.326	0.5	ps
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 1				15	ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	100		350	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 25MHz, 12pF resonant crystal.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

# Typical Phase Noise at 100MHz @ 3.3V




Offset Frequency (Hz)

# Typical Phase Noise at 156.25MHz @ 3.3V




Offset Frequency (Hz)


# **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




**RMS Phase Jitter** 




**Output Rise/Fall Time** 



2.5V LVPECL Output Load AC Test Circuit



**Cycle-to-Cycle Jitter** 



**Output Duty Cycle/Pulse Width/Period** 

# **Application Information**

## **Recommendations for Unused Input Pins**

## Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pullups; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 1*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.

PIN SOLDER EXPOSED HEAT SLUG SOLDER PIN

PIN PAD GROUND PLANE
THERMAL VIA (GROUND PAD)

Figure 1. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

## **Crystal Input Interface**

The ICS83PN156I has been characterized with 12pF parallel resonant crystals. The capacitor values shown in *Figure 2A* below were determined using a 25MHz, 12pF parallel resonant crystal and

12pF Parallel Crystal

Total Approximation (C1)

Total Approximation (C2)

Total Approximation (

Figure 2A. Crystal Input Interface, using 12pF crystal

were chosen to minimize the ppm error. Other parallel resonant crystal's values can be used. For example, a crystal with a  $C_L$  = 18pF can be used, but would require the tuning capacitors to be adjusted.




Figure 2B. Crystal Input Interface, using 18pF crystal

## Overdriving the XTAL Interface

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3A*. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

# **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

 $Z_{o} = 50\Omega$   $= \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \times Z_{o}$   $= \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \times Z_{o}$   $= \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \times Z_{o}$   $= \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \times Z_{o}$ 

Figure 4A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4B. 3.3V LVPECL Output Termination

# **Termination for 2.5V LVPECL Outputs**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example

12

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS83PN156I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS83PN156I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 131mA = 453.915mW
- Power (outputs)<sub>MAX</sub> = 32mW/Loaded Output pair

Total Power\_MAX (3.3V, with all outputs switching) = 453.915mW + 32mW = 485.915mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 39.2°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.486\text{W} * 39.2^{\circ}\text{C/W} = 104.1^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance  $\theta_{JA}$  for 10 Lead VFQFN, Forced Convection

$ heta_{JA}$ vs. Air Flow				
Meters per Second	0			
Multi-Layer PCB, JEDEC Standard Test Boards	39.2°C/W			

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 6.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  = 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.8V$   $(V_{CC\_MAX} V_{OH\_MAX}) = 0.8V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.6V$   $(V_{CC\_MAX} V_{OL\_MAX}) = 1.6V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.8V)/50\Omega] * 0.8V = \textbf{19.2mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.6V)/50\Omega] * 1.6V = \textbf{12.82mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 32mW

# **Reliability Information**

Table 8.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 10 Lead VFQFN

$\theta_{JA}$ vs. Air Flow				
Meters per Second	0			
Multi-Layer PCB, JEDEC Standard Test Boards	39.2°C/W			

## **Transistor Count**

The transistor count for ICS83PN156I is: 24,932


# **Package Dimensions**


Table 9. Package Dimensions for 10-Lead VFQFN

VNJR-1							
All Dimensions in Millimeters							
Symbol	Minimum	Nominal	Maximum				
N	10						
Α	0.80	0.90	1.00				
A1	0	0.02	0.05				
b1	0.35	0.40	0.45				
b2	1.35	1.40	1.45				
D	5.00 Basic						
D2	1.55	1.70	1.80				
Е	7.00 Basic						
E2	3.55	3.70	3.80				
e1	1.0						
e2	2.54						
L1	0.45	0.55	0.65				
L2	1.0	1.10	1.20				
N	10						
<b>N</b> <sub>D</sub>	2						
N <sub>E</sub>	3						
aaa	0.15						
bbb	0.10						
ccc	0.10						

# **Package Outline**

## Package Outline - K Suffix for 10-Lead VFQFN





ICS83PN156DKI REVISION A MARCH 23, 2010

package dimensions are in Table 9.

2. Type B: Dummy pad between pin 1 and N.3. Type C: Mouse bite on the paddle (near pin 1)

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The

# **Ordering Information**

## **Table 10. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83PN156DKILF	ICS3PN156DIL	"Lead-Free" 10 Lead VFQFN	Tray	-40°C to 85°C
83PN156DKILFT	ICS3PN156DIL	"Lead-Free" 10Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



6024 Silver Creek Valley Road San Jose, California 95138 **Sales** 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

Technical Support netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.