

CMOS Static RAM 1 Meg (128K x 8-Bit)

Features


- 128K x 8 advanced high-speed CMOS static RAM
- Commercial (0°C to +70°C), Industrial (-40°C to +85°C)
- Equal access and cycle times — Commercial and Industrial: 12/15/20ns
- Two Chip Selects plus one Output Enable pin
- Bidirectional inputs and outputs directly
 TTL-compatible
- Low power consumption via chip deselect
- Available in 300 and 400 mil Plastic SOJ.

Description

The IDT71024 is a 1,048,576-bit high-speed static RAM organized as 128K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.


The IDT71024 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns available. All bidirectional inputs and outputs of the IDT71024 are TTL-compatible, and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.

The IDT71024 is packaged in 32-pin 300 mil Plastic SOJ and 32pin 400 mil Plastic SOJ.



AUGUST 2000

Pin Configuration



Truth Table^(1,2)

Inputs					
WE	<mark>CS</mark> ₁	CS2	ŌĒ	I/O	Function
Х	Н	Х	Х	High-Z	Deselected – Standby (IsB)
Х	VHC ⁽³⁾	Х	Х	High-Z	Deselected – Standby (IsB1)
Х	Х	L	Х	High-Z	Deselected – Standby (IsB)
Х	Х	VLC ⁽³⁾	Х	High-Z	Deselected – Standby (IsB1)
Н	L	Н	Н	High-Z	Outputs Disabled
Н	L	Н	L	DATAOUT	Read Data
L	L	Н	Х	DATAIN	Write Data
NOTEO					2964 tbl 01

NOTES:

- 1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care. 2. $V_{LC} = 0.2V$, $V_{HC} = V_{CC} 0.2V$.
- 3. Other inputs \geq VHC or \leq VLC.

Recommended Operating Temperature and Supply Voltage

Grade	de Temperature		Vcc
Commercial	0°C to +70°C	0V	$5.0V \pm 0.5V$
Industrial	–40°C to +85°C	0V	$5.0V \pm 0.5V$

2964 tbl 05

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	۷
TBIAS	Temperature Under Bias	–55 to +125	°C
Tstg	Storage Temperature	–55 to +125	٥C
Рт	Power Dissipation	1.25	W
Ιουτ	DC Output Current	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V. 2.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	$V_{IN} = 3dV$	7	pF
Сио	I/O Capacitance	Vout = 3dV	8	pF

NOTE:

1. This parameter is guaranteed by device characterization, but is not production tested.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Viн	Input High Voltage	2.2		Vcc+0.5	V
Vil	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

NOTE:

1. V_{IL} (min.) = -1.5V for pulse width less than 10ns, once per cycle.

2964 tbl 03

2964 tbl 02

Y -1

2964 tbl 06

2964 tbl 07

DC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)

			IDT7		
Symbol	Parameter	Test Condition	Min.	Max.	Unit
11	Input Leakage Current	Vcc = Max., VIN = GND to Vcc		5	μA
Ilo	Output Leakage Current	$V_{CC} = Max., \overline{CS}_1 = V_{IH}, V_{OUT} = GND to V_{CC}$		5	μA
Vol	Output Low Voltage	IoL = 8mA, Vcc = Min.		0.4	V
Vон	Output High Voltage	Iон = -4mA, Vcc = Min.	2.4		V

DC Electrical Characteristics⁽¹⁾

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$


		71024S12		71024S15		71024S20		
Symbol	Parameters	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Unit
lcc	Dynamic Operating Current, $CS_2 \ge V_H$ and $\overline{CS}_1 \le V_{IL}$, Outputs Open, $V_{CC} = Max., f = f_{MAX}^{(2)}$	160	160	155	155	140	140	mA
ISB	$\begin{array}{l} Standby \mbox{ Power Supply Current (TTL Level)} \\ \hline \overline{CS}_1 \geq V_{I\!H} \mbox{ or } CS_2 \leq V_{IL}, \mbox{ Outputs Open,} \\ V_{CC} = Max., f=\mbox{fmax}^{(2)} \end{array}$	40	40	40	40	40	40	mA
ISB1	Full Standby Power Supply Current (CMOS Level), $\overline{CS}_1 \ge VHc$ or CS ₂ $\le VLc$, Outputs Open, Vcc = Max., f = 0 ⁽²⁾ , VIN $\le VLc$ or VIN $\ge VHc$	10	10	10	10	10	10	mA


NOTES:

1. All values are maximum guaranteed values.

2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

AC Test Conditions





*Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

3

AC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)


		7102	4S12	71024S15		71024S20		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Max.	Unit
Read Cycle	•							
trc	Read Cycle Time	12	_	15	_	20	-	ns
taa	Address Access Time	_	12	_	15		20	ns
tacs	Chip Select Access Time	_	12	_	15		20	ns
tcLz ⁽¹⁾	Chip Select to Output in Low-Z	3	_	3		3		ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
toe	Output Enable to Output Valid	_	6		7		8	ns
tol z ⁽¹⁾	Output Enable to Output in Low-Z	0	-	0	— —	0	-	ns
tонz ⁽¹⁾	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
tон	Output Hold from Address Change	4	-	4	-	4	_	ns
tpu ⁽¹⁾	Chip Select to Power-Up Time	0	\sim	0		0	_	ns
tpd ⁽¹⁾	Chip Deselect to Power-Down Time	-	12	_	15	_	20	ns
Write Cycle								
twc	Write Cycle Time	12	-	15	_	20	_	ns
taw	Address Valid to End-of-Write	10	-	12	_	15	_	ns
tcw	Chip Select to End-of-Write	10	—	12	_	15	_	ns
tas	Address Set-Up Time	0		0	_	0	_	ns
twp	Write Pulse Width	8	-	12	_	15	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	7	—	8	_	9	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	3	—	3	_	4	—	ns
twнz ⁽¹⁾	Write Enable to Output in High-Z	0	5	0	5	0	8	ns

NOTE:

1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.


2964 tbl 09

Timing Waveform of Read Cycle No. 1⁽¹⁾




- 4. OEisLOW.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)^(1,4,6)



NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS}_1 , HIGH CS₂, and a LOW \overline{WE} .
- 2. two is measured from the earlier of either \overline{CS}_1 or \overline{WE} going HIGH or CS2 going LOW to the end of the write cycle.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS1 LOW transition or the CS2 HIGH transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state. CS1 and CS2 must both be active during the tcw write period.
- 5. Transition is measured ± 200 mV from steady state.
- 6. OE is continuously HIGH. During a WE controlled write cycle with OE LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.



Datasheet Document History

9/30/99		Updated to new format
	Pg. 1, 3, 4, 7	Added 12ns industrial speed grade offering
	Pg. 1–4, 7	Removed military temperature offerings
	-	Removed 17ns and 25ns speed grades
	Pg. 3	Revised ICC and ISB1 for 15ns and 20ns industrial speed grades
	Pg. 6	Removed Note 1, reordered notes and footnotes
	Pg. 8	Added Datasheet Document History
1/6/2000	Pg. 4	Changed twp(min) for 12ns speed grade from 10ns to 8ns.
2/18/00	Pg. 3	Revised Icc and IsB for Industrial Temperature offerings to meet commercial specifications
3/14/00	Pg. 3	Revised IsB to accomidate speed functionality
08/09/00		Not recommended for new designs

CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054

DIDT

6

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: sramhelp@idt.com 800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.