

DESCRIPTION

The HY62UF8100 is a high speed, low power and 1M bit full CMOS SRAM organized as 131,072 words by 8bit. The HY62UF8100 uses high performance full CMOS process technology and designed for high speed low power circuit technology. It is particularly well suited for used in high density low power system application. This device has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 1.5V.

FEATURES


- Fully static operation and Tri-state output
- TTL compatible inputs and outputs
- Battery backup(LL/SL-part)
 - 1.5V(min) data retention
- Standard pin configuration
 - 32 - sTSONI - 8X13.4(Standard)

Product No.	Voltage (V)	Speed (ns)	Operation Current/I _{cc} (mA)	Standby Current(uA)		Temperature (°C)
				LL	SL	
HY62UF8100	2.7~3.3	70/85/100	10	5	1	0~70
HY62UF8100-I	2.7~3.3	70/85/100	10	5	1	-40~85(I)

Note 1. Blank : Commercial, I : Industrial


2. Current value is max.

PIN CONNECTION (Top View)



sTSONI (Standard)

BLOCK DIAGRAM



PIN DESCRIPTION

Pin Name	Pin Function	Pin Name	Pin Function
/CS1	Chip Select 1	A0 ~ A16	Address Inputs
CS2	Chip Select 2	I/O1 ~ I/O8	Data Inputs / Outputs
/WE	Write Enable	Vcc	Power(2.7V~3.3V)
/OE	Output Enable	Vss	Ground

ORDERING INFORMATION

Part No.	Speed	Power	Temp.	Package
HY62UF8100LLST	70/85/100	LL-part		sTSOP I (Standard)
HY62UF8100SLST	70/85/100	SL-part		sTSOP I (Standard)
HY62UF8100LLST-I	70/85/100	LL-part	I	sTSOP I (Standard)
HY62UF8100SLST-I	70/85/100	SL-part	I	sTSOP I (Standard)

Note 1. Blank : Commercial, I : Industrial

ABSOLUTE MAXIMUM RATING (1)

Symbol	Parameter	Rating	Unit	Remark
V _{IN} , V _{OUT}	Input/Output Voltage	-0.2 to 3.6	V	
V _{CC}	Power Supply	-0.2 to 4.6	V	
T _A	Operating Temperature	0 to 70	°C	HY62UF8100
		-40 to 85	°C	HY62UF8100-I
T _{STG}	Storage Temperature	-55 to 150	°C	
P _D	Power Dissipation	1.0	W	
T _{SOLDER}	Ball Soldering Temperature & Time	260 • 10	°C • sec	

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

TRUTH TABLE

/CS1	CS2	/WE	/OE	Mode	I/O	Power
H	X	X	X	Deselected	High-Z	Standby
X	L	X	X	Deselected	High-Z	Standby
L	H	H	H	Output Disabled	High-Z	Active
L	H	H	L	Read	Data Out	Active
L	H	L	X	Write	Data In	Active

Note:

- H=V_{IH}, L=V_{IL}, X=don't care(V_{IH} or V_{IL})

RECOMMENDED DC OPERATING CONDITION

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	2.7	3.0	3.3	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3(1)	-	0.4	V

Note : 1. V_{IL} = -1.5V for pulse width less than 30ns
2. Undershoots are sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 2.7V~3.3V, T_A = 0°C to 70°C / -40°C to 85°C (I)

Sym	Parameter	Test Condition	Min.	Typ.	Max.	Unit
I _{LI}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{CC}	-1	-	1	uA
I _{LO}	Output Leakage Current	V _{SS} ≤ V _{OUT} ≤ V _{CC} , /CS1 = V _{IH} or /OE = V _{IH} or /WE = V _{IL}	-1	-	1	uA
I _{CC}	Operating Power Supply Current	/CS1 = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{I/O} = 0mA	-	-	10	mA
I _{CC1}	Average Operating Current	/CS1 = V _{IL} , Min Duty Cycle = 100% I _{I/O} = 0mA, V _{IN} = V _{IH} or V _{IL}	-	-	55	mA
I _{SB}	TTL Standby Current (TTL Input)	/CS1 = V _{IH}			0.5	mA
I _{SB1}	Standby Current (CMOS Input)	/CS1 ≥ V _{CC} - 0.2V	SL	-	1	uA
			LL	-	5	uA
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1.0mA	2.2		-	V

Note : 1. Typical values are at V_{CC} = 3.0V, T_A = 25°C.
2. Typical values are sampled and not 100% tested.

CAPACITANCE

(Temp = 25°C, f = 1.0MHz)

Symbol	Parameter	Condition	Max.	Unit
C _{IN}	Input Capacitance(Add, /CS1, /WE, /OE)	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance(I/O)	V _{I/O} = 0V	10	pF

Note : These parameters are sampled and not 100% tested

AC CHARACTERISTICS

V_{CC}=2.7V~3.3V, T_A = 0°C to 70°C / -40°C to 85°C(I), unless otherwise specified


#	Symbol	Parameter	-70		-85		-10		Unit
			Min.	Max.	Min.	Max.	Min	Max.	
READ CYCLE									
1	tRC	Read Cycle Time	70	-	85	-	100	-	ns
2	tAA	Address Access Time	-	70	-	85	-	100	ns
3	tACS	Chip Select Access Time	-	70	-	85	-	100	ns
4	tOE	Output Enable to Output Valid	-	40	-	45	-	50	ns
5	tCLZ	Chip Select to Output in Low Z	10	-	10	-	20	-	ns
6	tOLZ	Output Enable to Output in Low Z	5	-	5	-	5	-	ns
7	tCHZ	Chip Deselection to Output in High Z	0	30	0	30	0	30	ns
8	tOHZ	Out Disable to Output in High Z	0	30	0	30	0	30	ns
9	tOH	Output Hold from Address Change	10	-	10	-	15	-	ns
WRITE CYCLE									
10	tWC	Write Cycle Time	70	-	85	-	100	-	ns
11	tCW	Chip Selection to End of Write	60	-	70	-	80	-	ns
12	tAW	Address Valid to End of Write	60	-	70	-	80	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	ns
14	tWP	Write Pulse Width	50	-	55	-	75	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	ns
16	tWHZ	Write to Output in High Z	0	25	0	30	0	35	ns
17	tDW	Data to Write Time Overlap	30	-	35	-	45	-	ns
18	tDH	Data Hold from Write Time	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	5	-	5	-	10	-	ns

AC TEST CONDITIONS

T_A = 0°C to 70°C / -40°C to 85°C (I), unless otherwise specified

Parameter	Value
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	CL = 30pF + 1TTL Load

AC TEST LOADS




Note


1. Including jig and scope capacitance

TIMING DIAGRAM


READ CYCLE 1(Note 1,4)



READ CYCLE 2(Note 1,2,4)




READ CYCLE 3(Note 1,2,4)




Notes:

1. Read Cycle occurs whenever a high on the /WE and /OE is low /CS1 and CS2 are in active status.
2. /OE = V_{IL}
3. Transition is measured $\pm 200\text{mV}$ from steady state voltage.
This parameter is sampled and not 100% tested.
4. /CS1 in high for the standby, low for active
CS2 in low for the standby, high for active

WRITE CYCLE 1(1,4,5,9) (/WE Controlled)



WRITE CYCLE 2 (Note 1,4,5,9) (/CS1, CS2 Controlled)



Notes:

1. A write occurs whenever a low on the /WE and /OE is low /CS1 and CS2 are in active state.
2. tWR is measured from the earlier of /CS1 or /WE going high or CS2 going low to the end of write cycle.
3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
4. If the the /CS1 low transition and CS2 high transition occur simultaneously with the /WE low transition or after the /WE transition, outputs remain in a high impedance state.
5. /OE is continuously low(/OE=V_{IL})
6. Q(data out) is the same phase with the write data of this write cycle.
7. Q(data out) is the read data of the next address.
8. Transition is measured $\pm 200\text{mV}$ from steady state.
This parameter is sampled and not 100% tested.
9. /CS1 in high for the standby, low for active
CS2 in low for the standby, high for active

DATA RETENTION ELECTRIC CHARACTERISTIC


$T_A = 0^\circ\text{C}$ to 70°C / -40°C to 85°C (I)

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
VDR	Vcc for Data Retention	$/\text{CS1} \geq V_{\text{CC}} - 0.2\text{V}$, $\text{CS2} \leq 0.2\text{V}$ or $\geq V_{\text{CC}} - 0.2\text{V}$ $V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{CC}}$	1.5	-	3.3	V
ICCDR	Data Retention Current	$V_{\text{CC}} = 2.0\text{V}$, $/\text{CS1} \geq V_{\text{CC}} - 0.2\text{V}$, $\text{CS2} \leq 0.2\text{V}$ or $\geq V_{\text{CC}} - 0.2\text{V}$ $V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{CC}}$	LL	-	5	μA
			SL	-	1	μA
tCDR	Chip Deselect to Data Retention Time	See Data Retention Timing Diagram	0	-	-	ns
tR	Operating Recovery Time		tRC(2)	-	-	ns


Notes:

1. Typical values are under the condition of $T_A = 25^\circ\text{C}$.
2. tRC is read cycle time.

DATA RETENTION TIMING DIAGRAM 1



DATA RETENTION TIMING DIAGRAM 2



PACKAGE INFORMATION

32pin 8x13.4mm Smaller Thin Small Outline Package Standard(ST)

