4 × 512 K × 32 BIT SYNCHRONOUS DYNAMIC RAM

MB811643242A-125/-100/-84/-67

CMOS 4-BANK × 524,288-WORD × 32 Bit Synchronous Dynamic Random Access Memory

■ DESCRIPTION

The Fujitsu MB811643242A is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 32-bit format. The MB811643242A features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB811643242A SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a standard DRAM.

The MB811643242A is ideally suited for workstations, personal computers, laser printers, high resolution graphi adapters/accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.

■ PRODUCT LINE & FEATURES

Parameter		MB8116	43242A	
	-125	-100	-84	-67
Clock Frequency	125 MHz max.	100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle Time	8 ns min.	10 ns min.	12 ns min.	15 ns min.
RAS Access Time	45 ns max.	54 ns max.	56 ns max.	60 ns max.
CAS Access Time	21 ns max.	24 ns max.	26 ns max.	30 ns max.
Access Time from Clock (CL = 3)	7.5 ns max.	8.5 ns max.	8.5 ns max.	9 ns max.
Operating Current (2 banks active)	293 mA max.	240 mA max.	T.B.D.	T.B.D.
Power Down Mode Current (fcc2P)		3 mA	max.	<u> </u>
Self Refresh Current (Icce)		2 mA	max.	

- Single +3.3 V Supply ±0.3 V tolerance
- LVTTL compatible I/O
- · 4 K refresh cycles every 65.6 ms
- · Four bank operation
- Byte control by DQM₀ to DQM₃
- Burst read/write operation and burst read/single write operation capability
- Programmable burst type, burst length, and CAS latency
- Auto-(every 16 μs)and Self-refresh
- · CKE power down mode
- Output Enable and Input Data Mask

■ PACKAGE

86-pin plastic TSOP(II)




(FPT-86P-M01) (Normal Bend)


Package and Ordering Information

- 86-pin plastic (400 mil) TSOP-II, order as MB811643242A-xxxFN

■ BLOCK DIAGRAM



■ PIN ASSIGNMENTS AND DESCRIPTIONS



Pin Number	Symbol	Function		
1, 3, 9, 15, 29, 35, 41, 43, 49, 55, 75, 81	Vcc, Vcca	Supply Voltage		
2, 4, 5, 7, 8, 10, 11, 13, 31, 33, 34, 36, 37, 39, 40, 42, 45, 47, 48, 50, 51, 53, 54, 56, 74, 76, 77, 79, 80, 82, 83, 85	DQo to DQ31	Data I/O		
6, 12, 32, 38, 44, 46, 52, 58, 72, 78, 84, 86	Vss, Vssq	Ground		
14, 21, 30, 57, 69, 70, 73 ⁻	N.C.	No Connection		
17	WE	Write Enable		
18	CAS	Column Address Strobe		
19	RAS	Row Address Strobe		
20	CS	Chip Select		
22, 23	A11 (BA1), A12 (BA0)	Bank Select (Bank Address)		
24	AP	Auto Precharge Enable		
24, 25, 26, 27, 60, 61, 62, 63, 64, 65, 66	Ao to A ₁₀	Address Input • Row: Ao to A10 • Column: Ao to A7		
67	CKE	Clock Enable		
68	CLK	Clock Input		
16, 28, 59, 71	DQM₀ to DQM₃	Input Mask/Output Enable		

■ FUNCTIONAL TRUTH TABLE Note 1

COMMAND TRUTH TABLE Notes 2, 3, and 4

Function	Notes	Symbol	CI	KE	CS	RAS	CAS	WE	A12,	A ₁₀	A ₉ to	A ₇ to
Tanction	Notes	Syllibol	n-1	n	US	HAS	CAS	WE	A ₁₁ (BA)	(AP)	A 8	Ao
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х
No Operation	*5	NOP	I	Х	L	Н	Н	Н	Х	Х	Х	Х
Burst Stop		BST	Η	Х	L	Н	Н	L	Х	Х	Х	Х
Read	*6	READ	Η	Х	L	Н	L	Н	٧	L	Х	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	٧	Н	Х	V
Write	*6	WRIT	H	Х	L	Н	L	L	V	L	Х	V
Write with Auto-precharge	*6	WRITA	Ι	Х	L	Н	L	L	٧	Н	Х	V
Bank Active (RAS)	*7	ACTV	Η	Х	L	L	Н	Н	٧	V	V	V
Precharge Single Bank		PRE	I	Х	L	L	Н	L	٧	L	Х	Х
Precharge All Banks		PALL	Н	Х	L	L	Н	L	Х	Н	Х	Х
Mode Register Set	*8, 9	MRS	Ξ	Х	L	L	L	L	L	L.	L	V

Notes: *1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.

- *2. All commands assumes no CSUS command on previous rising edge of clock.
- *3. All commands are assumed to be valid state transitions.
- *4. All inputs are latched on the rising edge of clock.
- *5. NOP and DESL commands have the same effect on the part.
- *6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.
- *7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- *8. Required after power up.
- *9. MRS command should only be issued after all banks have been precharged (PRE or PALL command) and DQ has been in High-Z. Refer to STATE DIAGRAM.

DQM TRUTH TABLE

Function	Command	CI	DOM	
Landion	Command	n-1	n	DQMi
i-th Data Write/Output Enable	ENBi	Н	Х	L
i-th Data Mask/Output Disable	MASKi	Н	Х	Н

Notes: *1. i = 0, 1, 2, 3

*2. DQMo for DQo to DQ7, DQM1 for DQ8 to DQ15, DQM2 for DQ16 to DQ23, DQM3 for DQ24 to DQ31.

CKE TRUTH TABLE

Current	Function N	lotes	Symbol	CI	(E	CS	RAS	242	we	A ₁₂ ,	A ₁₀	A ₉
State	Tanction P	IOIES	Syllibol	n-1	n	CS	KAS	CAS	WE	A ₁₁ (BA)	(AP)	to A₀
Bank Active	Clock Suspend Mode Entry	*1	CSUS	Н	L	Х	Х	Х	Х	Х	Х	Х
Any (Except Idle)	Clock Suspend Continue	*1		L	L	Х	Х	х	Х	х	х	X
Clock Suspend	Clock Suspend Mode Exit	***		L	Н	Х	х	х	Х	Х	Х	Х
Idle	Auto-refresh Command	*2	REF	Н	Н	L	L	L	Н	Х	Х	Х
Idle	Self-refresh Entry	*2, 3	SELF	Н	L	L	L	L	Н	Х	Х	Х
Self Refresh	Self-refresh Exit	*4	SELFX	L	Н	L	Н	Н	Н	Х	х	Х
OCH TICHOSH	Cen-lenesh Exit	4	SELFA	L	Н	Н	Х	Х	Х	Х	Х	Х
Idle	Power Down Entry	*0 0	PD	Н	L	L	Н	Н	Н	Х	Х	Х
luie	Power Down Entry	*2, 3	PD	Н	L	Н	Х	Х	Х	Х	Х	Х
Power Down	Power Down Exit			L	Н	L	Н	Н	Н	Х	Х	Х
OWEI DOWII	I OWEL DOWN EXIL			L	Н	Н	Х	Х	Х	Х	Х	Χ

Notes: *1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM.

^{*2.} REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

^{*3.} SELF and PD commands should only be issued after the last read data have been appeared on DQ.

^{*4.} CKE should be held high within t_{RC}.

OPERATION COMMAND TABLE (Applicable to single bank)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Idle	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	Н	Н	х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	lilegal *2
	L	L	Н	Н	BA, RA	ACTV	Bank Active
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other banks.)
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3
	L	L	L	L	MODE	MRS	Mode Register Set *3, 7 (Idle after IMRD)
Bank Active	Н	Х	Х	Х	X	DESL	NOP
	, L	Н	Н	Н	х	NOP	NOP
	L	Н	Н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type (PALL may affect other banks.)
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	lilegal

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Read	Н	х	х	Х	х	DESL	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	Н	x	NOP	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4 Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge → Idle; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write	Н	х	х	Х	Х	DESL	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	Н	X	NOP	NOP (Continue Burst to End → Bank Active)
	L	Н	Н	L	Х	BST	Burst Stop → Bank Active
	L	Н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; Determine AP
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	H	L	BA, AP	PRE/PALL	Terminate Burst, Precharge → Idle; Determine Precharge Type (PALL may affect other banks.) *4
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	cs	RAS	CAS	WE	Addr	Command	Function Notes
Read with Auto- Precharge	H X X X X		х	DESL	NOP (Continue Burst to End → Precharge → Idle)		
. reenange	L	Н	Н	Н	х	NOP	NOP (Continue Burst to End → Precharge → Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	ВА	PRE	Illegal *2
	L	L.	Н	L	AP	PALL	Illegal
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write with Auto- Precharge	Н	x	X	X	х	DESL	NOP (Continue Burst to End → Precharge → Idle)
	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to End → Precharge → Idle)
	L	Н	Н	L	Х	BST	Illegal
	L	Н	L	H	BA, CA, AP	READ/READA	Illegal
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA	PRE	Illegal *2
	L	L	Н	L	AP	PALL	Illegal
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

Current State	cs	RAS	CAS	WE	Addr	Command	Function	Notes
Precharge	Н	Х	Х	Х	х	DESL	NOP (Idle after t _{RP})	
	L	Н	Н	Н	х	NOP	NOP (Idle after t _{RP})	
	L	Н	Н	L	Х	BST	NOP (Idle after t _{RP})	4
	L	Н	L	Ξ	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other bank)	*5
	L	L.	L	Η	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Bank Activating	Н	Х	Х	Х	X	DESL	NOP (Bank Active after tact)	· · · · · · · · · · · · · · · · · · ·
l l	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tace)	
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD)	
	L	Н	L	Ι	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Ι	BA, RA	ACTV	Illegal	*2, 8
	L	L	Н	L	ВА	PRE	Illegal	*2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	-

Current State	cs	RAS	CAS	WE	Addr	Command	Function	Notes
Write Recovering	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after twn)	-
riecovering	L	Н	Н	Н	х	NOP	NOP (Bank Active after twn)	
	L	Н	Н	L	х	BST	NOP (Bank Active after twn)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Start Read; Determine AP	*4
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	New Write; Determine AP	
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	ВА	PRE	Illegal	*2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Write Recovering	Н	Х	Х	Х	Х	DESL	NOP (Precharge after Inw.)	
with Auto-	L	Н	Н	Н	Х	NOP	NOP (Precharge after IRWL)	
precharge	L	Н	Н	L	X	BST	Illegal	
	L	Н	L	H	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	ВА	PRE	Illegal	*2
	L	L	Н	L	AP	PALL	Illegal	
	L	L	L	Н	X	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

(Continued)

Current State	ĊS	RAS	CAS	WE	Addr	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after t _{RC})
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after t _{RC})
	L	Н	L	Х	Х	READ/READA/ WRIT/WRITA	lilegal
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	х	Х	REF/SELF/ MRS	Illegal
Mode Register	Н	Х	Х	Х	Х	DESL	NOP (Idle after IMRD)
Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after I _{MRD})
	L	Н	Н	L.	Х	BST	Illegal
	L	Н	L	Х	х	READ/READA/ WRIT/WRITA	Illegal
	L	L	х	Х	X	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

ABBREVIATIONS:

RA = Row Address

BA = Bank Address

CA = Column Address AP = Auto Precharge

COMMAND TRUTH TABLE FOR CKE

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Self- refresh	Н	Х	Х	Х	Х	Х	x	Invalid
	L	Н	Н	х	Х	Х	х	Exit Self-refresh (Self-refresh Recovery → Idle after tac)
	L	Н	L	Н	Н	Н	х	Exit Self-refresh (Self-refresh Recovery → Idle after tac)
	L	Н	L	Н	Н	L	×	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	х	Illegal
	L	L	Х	Х	Х	Х	х	NOP (Maintain Self-refresh)
Self- refresh	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	x	Idle after tac
	Н	Н	L	Н	Н	Н	х	Idle after tac
	Н	Н	L	Н	Н	L	х	Illegal
	Н	Н	L	Н	L	Х	Х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	Н	L	Х	Х	Х	Х	Х	Illegal

Current State	CKE n-1	CKE	CS	RAS	CAS	WE	Addr	Function Notes			
Power Down	Н	Х	Х	Х	Х	Х	Х	Invalid			
Down		Н	Н	Х	Х	Х	Х				
	L	п	L	Н	Н	Н	Х	 Exit Power Down Mode → Idle 			
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)			
	L	Н	L.	L	Х	Х	Х	Illegal			
	L,	Н	L	Н	L	Х	Х	Illegal			
	L	Н	L	Н	Н	L	Х	Illegal Refer to the Operation Command Table			
All Banks	Н	Н	Н	Х	Х	Х					
Idle	Н	Н	L	Н	Х	Х		Refer to the Operation Command Table.			
	Н	Н	L	L	Н	Х		Refer to the Operation Command Table.			
	Н	Н	L	L	L	Н	x	Auto-refresh			
	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table.			
	Н	L	Н	Х	Х	Х	Х	Power Down *6			
	Н	L,	L	Н	Н	Η	Х	Power Down *6			
	Н	L	L	Н	Н	L		Illegal			
	Н	L	L	Н	L	Х	X	Illegal			
	Н	L	L	L	Н	Х	Х	Illegal			
	Н	L	L.	L	L	H	X	Self-refresh *6			
	Н	L	L	L	L	L	Х	Illegal			
	L	Х	Х	Х	Х	Х	Х	Invalid			

(Continued)

Current State	CKE n-1	CKE n	<u>cs</u>	RAS	CAS	WE	Addr	Function Notes			
Bank Active Bank	Н	Н	Х	Х	Х	Х	x	Refer to the Operation Command Table.			
Activating Read/Write	Н	L.	Х	Х	Х	Х	x	Begin Clock Suspend next cycle			
Write Recovering	L	Н	Х	Х	Х	Х	х	Exit Clock Suspend next cycle			
	L	L	Х	Х	Х	Х	х	Maintain Clock Suspend			
Clock Suspend	Н	Х	Х	Х	Х	Х	x	Invalid			
Guopona	L	Н	Х	Х	Х	Х	X	Exit Clock Suspend next cycle			
	L	L	Х	Х	Х	Х	х	Maintain Clock Suspend			
Any State Other Than	L	Х	Х	Х	Х	Х	x	Invalid			
Listed Above	Н	Н	Х	Х	Х	Х	X	Refer to the Operation Command Table.			
	Н	L	Х	Х	Х	Х	х	Illegal			

Notes: *1. All entries assume the CKE was High during the proceeding clock cycle and the current clock cycle.

*2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.

- *3. Illegal if any bank is not idle.
- *4. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- *5. NOP to bank precharging or in idle state.

 May precharge bank spesified by BA (and AP).
- *6. SELF command should only be issued after the last read data have been appeared on DQ.
- *7. MRS command should only be issued on condition that all DQ are in High-Z.
- *8. trans must be satisfied for other banks.

■ FUNCTIONAL DESCRIPTION

SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig 3 shows the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

CHIP SELECT (CS)

 $\overline{\text{CS}}$ enables all commands inputs, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$, and address input. When $\overline{\text{CS}}$ is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed, $\overline{\text{CS}}$ can be tied to ground level.

COMMAND INPUT (RAS, CAS and WE)

Unlike a conventional DRAM, RAS, CAS, and WE do not directly imply SDRAM operation, such as Row address strobe by RAS. Instead, each combination of RAS, CAS, and WE input in conjunction with CS input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTIONAL TRUTH TABLE in page 5.

ADDRESS INPUT (Ao to A10)

Address input selects an arbitrary location of a total of 524,288 words of each memory cell matrix. A total of fourtee address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), twelve Row addresses are initially latched and the remainder of ten Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

BANK SELECT (A₁₂, A₁₁)

This SDRAM has four banks and each bank is organized as 512 K words by 32-bit. Bank selection by A₁₂, A₁₁ occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

DATA INPUT AND OUTPUT (DQ0 to DQ31)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

trac ; from the bank active command when trace (min) is satisfied. (This parameter is reference only.)

tcac; from the read command when tRCD is greater than tRCD (min).

tac ; from the clock edge after trac and toac.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toh).

DATA I/O MASK (DQMo to DQM3)

DQM is an active high enable input and has an output disable and input mask function. During burst cycle and when DQM $_0$ to DQM $_3$ = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type. DQM $_0$, DQM $_1$, DQM $_2$, DQM $_3$ controls DQ $_0$ to DQ $_1$, DQ $_2$ to DQ $_3$, DQ $_3$, respectively.

BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as tac and tck, respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	P	Method (Assert the following command)
Burst Read	Burst Read		Read Command
Ruret Road	Purot Write	1st Step	Mask Command (Normally 3 clock cycles)
- Durst Neau	Burst Read Burst Write Burst Write Burst Write	2nd Step	Write Command after lowp
Burst Write	Burst Write		Write Command
Burst Write	Burst Read		Read Command
Burst Read	Precharge		Precharge Command
Burst Write	Precharge		Precharge Command

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for A_0 and A_2 . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0).

Burst Length	Starting Column Address A ₂ A ₁ A ₀	Sequential Mode	Interleave
2	X X 0	0 – 1	0 – 1
	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1-2-3-0	1-0-3-2
7	X 1 0	2-3-0-1	2-3-0-1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full colum burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to Timing Diagram-8.

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

BURST READ & SINGLE WRITE

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDRAM will automatically be in standby state after precharge time (trap).

The precharged bank is selected by combination of AP and A_{11} , A_{12} when Precharge command is asserted. If AP = High, all banks are precharged regardless of A_{11} , A_{12} (PALL). If AP = Low, a bank to be selected by A_{11} , A_{12} is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to FUNCTIONAL TRUTH TABLE.

AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16 μ s or a total 4096 refresh commands within a 65.6 ms period.

SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 64 ms must be asserted prior to the self-refresh mode entry.

SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum true after CKE brought high, and then the NOP command (NOP) or the Deselect command (DESL) should be asserted within one tac period. CKE should be held High within one tac period after true. Refer to Timing Diagram for the detail.

It is recommended to assert an Auto-refresh command just after the tac period to avoid the violation of refresh period.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 64 ms must be asserted after the self-refresh exit.

MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE in page 35.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.


The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM. Refer to POWER-UP INITIALIZATION below.

POWER-UP INITIALIZATION

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 200 μs .
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 8 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track Vcc to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 8 Auto-refresh command (REF).



MINIMUM CLOCK LATENCY OR DELAY TIME FOR 1 BANK OPERATION

Second command (same bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	lmrd	lmrd							Імпо	İMRD
ACTV			trod	teco	taco	trod	tras	t ras		
READ	Street Street		1	1	*1 1	1	1	1		100 M 100 M
READA	BL + tap	BL + t _{RP}							BL + t _{RP}	*2 BL + t _{RP}
WRIT			twn	twn	1	1	t RWL	trwL		To Chapter
WRITA	BL + tap	BL + t _{RP}							BL + t _{RP}	BL + t _{RP}
PRE	†3 tap	*3 tap				Fell grave st			tap	+3 tap
PALL	*3 t _{RP}	*3 tap							t _{RP}	*3 t _{RP}
REF	tec	tac	general section of the section of th	Property of the second					tec	tnc
SELFX	trc	tnc							trc	tnc

Notes: *1. Assume no I/O conflict.

*2. If $t_{RP} \le t_{CK}$, minimum latency is a sum of BL + CL.

*3. Assume output is in High-Z state.



Illegal Command

MINIMUM CLOCK LATENCY OR DELAY TIME FOR 4 BANK OPERATION


Second command (other bank) First command	MRS	ACTV	READ	READA	WRIT	WRITA	PRE	PALL	REF	SELF
MRS	IMRD	İ MRD							IMRD	IMRD
ACTV		tand	•2 1	1	*2 1	1	•7 1	*2 tras		
READ		1	1	*2 1	*2 *3	*2 *3	1	*2 tras	Service Control of the	
READA		1	nae -				1		:1 BL + tap	±1 BL + tap
WRIT		1	•2 1	*2 1	*2 1	1	•7 1	*2 tras		
WRITA		1					1		*1 BL + t _{RP}	BL + tap
PRE	*1 t _{RP}	1	*2 1	*2 1	1	*2 1	1	*2 tras	*1 tnp	*1 t _{RP}
PALL *5	tnp	t AP					1	1	*1 *6 t RP	*1 *6 t _{BP}
REF	t ac	tec							trc	trc
SELFX	tnc	trc							trc	trc

Notes: *1. Assume opposite bank is in idle state.

- *2. Assume opposite bank is in active state.
- *3. Assume no I/O conflict.
- *4. If $t_{RP} \le t_{CK}$, minimum latency is a sum of BL + CL.
- *5. Assume PALL command dose not affect any operation on opposite bank.
- *6. Assume output is in High-Z state.
- *7. Assume an opposite bank is active and tras is satisfied.



Illegal Command



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of Vcc Supply Relative to Vss	Vcc, Vcca	-0.5 to +4.6	V
Voltage at Any Pin Relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Short Circuit Output Current	Гоит	-50 to +50	mA
Power Dissipation	Po	1.0	W
Storage Temperature	Тѕтѕ	-55 to +125	0°

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage		Vcc, Vcca	3.0	3.3	3.6	V
Cupply Voltage		Vss, Vssq	0	0	3.3 3.6 V 0 0 V Vcc + 0.5 V 0.8 V	
Input High Voltage	*1	Vін	2.0		Vcc + 0.5	٧
Input Low Voltage	*2	Vil	-0.5	_	0.8	V
Ambient Temperature		Та	0	_	70	°C

Notes: *1. Overshoot limit: V_{IH} (max.) = V_{CC} +1.5 V (V_{CCQ} +1.5 V) with a pulse width ≤ 5 ns.

*2. Undershoot limit: V_{\parallel} (min.) = -1.5 V with a pulsewidth ≤ 5 ns.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, Address	Cin1	_	5	pF
Input Capacitance, Except for address	C _{IN2}		5	pF
I/O Capacitance	Civo	_	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2

F	arame	eter	Symbol	Condition	Va	lue	I In the
			Cymbol	Condition	Min.	Max.	Unit
Output High Voltage	Э		V _{OH(DC)}	lон = −2 mA	2.4		V
Output Low Voltage	<u> </u>		Vol(DC)	lot = 2 mA	_	0.4	V
Input Leakage Curr	ent (Aı	ny Input)	Lu	$0 \text{ V} \le V_{\text{IN}} \le V_{\text{CC}};$ All other pins not under test = 0 V	-10	10	μА
Output Leakage Cu	irrent		lLO	0 V ≤ V _{IN} ≤ V _{CC} ; Data out disabled	10	10	μΑ
		MB811643242A-125				T.B.D.	1
	CL=2	MB811643242A-100		Burst Length = 4		T.B.D.	1.
	OL-Z	MB811643242A-84]	tac = min.		T.B.D.	mA
		MB811643242A-67	lccis	at each operation (*15) One bank active		T.B.D.	1
		MB811643242A-125	ICCIS	0 V ≤ V _{IN} ≤ V _{CC}		180	
Operating Current (Average Power	CL=3	MB811643242A-100]	Output open addresses are changed up to 3 times during tac		150	Ī ,
		MB811643242A-84				T.B.D.	mA
		MB811643242A-67				T.B.D.	1
Supply Current)		MB811643242A-125				T.B.D.	
	CL=2	MB811643242A-100		Burst Length = 4		T.B.D.	1
	JUL-2	MB811643242A-84		tac = min.		mA	
		MB811643242A-67	lcc1D	at each operation (*15) 2 banks active		T.B.D. T.B.D. T.B.D. T.B.D. T.B.D. T.B.D. 293	
		MB811643242A-125	lccib	0 V ≤ VIN ≤ VCC		293	
	CL=3	MB811643242A-100		Output open addresses are changed		240]
	02-0	MB811643242A-84		up to 3 times during tac	_	7.B.D. 7.B.D.	mA
		MB811643242A-67					
Precharge Standby Current		Іссер	CKE = V_{IL} All banks idle t_{CK} = min. Power down mode $0 \ V \le V_{IN} \le V_{CC}$		3	mA	
(Power Supply Curr	ent)		ICC2PS	$ CKE = V_{IL} $ All banks idle $ tc\kappa = \times $ Power down mode $ 0 \ V \le V_{IN} \le V_{CC} $	_	2	mA

P	ent)	tor	Symbol	Candition	Va	lue	
-	aranic	icei	Symbol	Condition	Min.	Max.	Unit
Precharge Standby (t	Іссен	CKE = V _{IH} NOP commands only All banks idle tcκ = min. 0 V ≤ V _{IN} ≤ V _{CC} Input signals are changed one time during 3 clock cycles		20	mA
			Icc2ns	CKE = V _{IH} All banks idle tck = × Input signals are stable	_	71 T.B.D. T.B.D. T.B.D. T.B.D. T.B.D. T.B.D. T.B.D. T.B.D.	mA
			Іссзр	CKE = V _{IL} Any bank active tck = min. 0 V ≤ V _{IN} ≤ V _{CC}	_	5	mA
	Active Standby Current (Power Supply Current)			CKE = V _{II} . Any bank active tck = × Input signal are stable.		4	mA
Active Standby Curre (Power Supply Curre				CKE = V _{IH} NOP commands only Any bank idle tck = min. 0 V ≤ V _{IN} ≤ V _{CC} Input signals are changed one time during 3 clock cycles		71	mA
			Іссзиѕ	CKE = V _{IH} Any bank active tcκ = × Input signal are stable.		T.B.D. 5 4 71 T.B.D. T.B.D. T.B.D. T.B.D.	mA
		MB811643242A-125				T.B.D.	
	CL=2	MB811643242A-100	_	tck = min. Outputs open		T.B.D.	mA
Burst mode Current		MB811643242A-84		0 V ≤ V _{IN} ≤ V _{CC}		T.B.D.	'''
(Average Power		MB811643242A-67	Icc4	Any bank active gapless data, burst			
Supply Current)		MB811643242A-125	-	length = 4, Addresses are changed			mA
	CL=3	MB811643242A-100 MB811643242A-84		only one time during tox	_		
		MB811643242A-84		(min.)			
		MD011040242A-0/	<u> </u>			I.B.D.	

Para	Parameter		Condition	Va	11		
		Symbol	Condition	Min.	Max.	Unit	
	ent #1 wer MB811643242A-100 lccs Auto-Refresh; tck = min. 182	230					
Refresh Current #1 (Average Power	MB811643242A-100		Iccs $ \begin{cases} tc\kappa = min. \\ tRc = min. \\ 0 \text{ V} \le V_{IN} \le V_{CC} \end{cases} $ $ \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad$		182	1	
Supply Current)	MB811643242A-84	ICC5		mA			
	MB811643242A-67		U V ≤ VIN ≤ Vcc		230 182		
Refresh Current #2 (Average Power Supply Current)		Icce	Self-Refresh; CKE = V _{IL} 0 V ≤ V _{IN} ≤ V _{CC}		2	mA	

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 2, 3, 4

Parameter Not	Notes		Symbol	MB811643242A -125		MB811643242A -100		MB811643242A -84		MB811643242A -67		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Clock Period		CL = 2	— tcк	12		15		17		20		ns
Olook i eriod		CL = 3		8		10	_	12		15	-	ns
Clock High Time		tсн	3.5		3.5		4	_	4		ns	
Clock Low Time			t cL	3.5	_	3.5		4	_	4	_	n
Input Set Up Time		tsı	2.5	_	3		3	_	3		ns	
Input Hold Time		tнı	1		1		1	_	1	_	ns	
Access Time from Clock		CL = 2	t AC		9		9		10		10	ns
(tck = min) *5	5, 6	CL = 3			7.5		8.5		8.5		9	n
Output in Low-Z	*7		tız	2	_	3	_	3	_	3	_	ns
Output in High-Z	*7	CL = 2	t HZ	2	9	0	9	3	10	3	10	ns
Output in Flight-2		CL = 3	tHZ		7.5	3	8.5		8.5		9	ns
Output Hold Time	*7		tон	2		3		3		3	_	ns
Time between Refresh		*14	t REF		65.6		65.6		65.6	_	65.6	ms
Refresh Interval		*14	trefi		15.6		15.6		15.6	_	15.6	μs
Transition Time	• •		tτ	0.5	2	0.5	2	0.5	2	0.5	2	ns
Power Down Exit Time			t PDE	3	_	3	_	4		5	_	ns

BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter Notes	Symbol	MB811643242A -125		MB811643242A -100		MB811643242A -84		MB811643242A -67		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
RAS Cycle Time *8	tec	77		90		100	_	110		ns
RAS Access Time *9	t RAC		45		54		56		60	ns
CAS Access Time *10,13	tcac		21		24	_	26	_	30	ns
RAS Precharge Time	tae	29		30	_	35	_	40	_	ns
RAS Active Time	tras	48	100000	60	100000	65	100000	70	100000	ns
RAS to CAS Delay Time *11	trco	24	_	30	_	30		30		ns
Write Recovery Time	twn	8	_	10		12	_	15	_	ns
Write to Precharge Read Delay Time	tawı	8	_	10	_	12		15		ns
RAS to RAS Bank Active Delay Time	trad	24	_	30		30		30	_	ns

CLOCK COUNT FORMULA Note 13

 $Clock \ge \frac{Base\ Value}{Clock\ Period}$ (Round off a whole number)


LATENCY - FIXED VALUES

(The latency values on these parameters are fixed regardless of clock period.)


Parameter	Parameter Notes		MB811643242A -125	MB811643242A -100	MB811643242A -84	MB811643242A -67	Unit
CKE to Clock Disable		Іске	1	1	1	1	cycle
DQM to Output in High-	lpaz	2	2	2	2	cycle	
DQM to Input Data Dela	logo	0	0	0	0	cycle	
Last Output to Write Co Delay	lowd	2	2	2	2	cycle	
Write Command to Input Data Delay		lowo	0	0	0	0	cycle
Precharge to Output in High-Z Delay	CL = 2	- Івон	2	2	2	2	cycle
	CL = 3	IROH	3	3	3	3	cycle
Burst Stop Command to Output in High-Z Delay	CL = 2	1	2	2	2	2	cycle
	CL = 3	Івѕн	3	3	3	3	cycle
Mode Register Access to Banks Active		I MRD	2	2	2	2	cycle
CAS to CAS Delay (min	Icco	1	1	1	1	cycle	
CAS Bank Delay (min.)	Ісво	1	1	1	1	cycle	
Write to Precharge Lea	İRWL	1	1	1	1	cycle	


- Notes: *1. Icc depends on the output termination or load conditions, clock cycle rate, signal clocking rate and address change; the specified values are obtained with the output open and no termination register and one time address change.
 - *2. An initial pause (DESL or NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
 - *3. AC characteristics assume tr = 1 ns and 50 pF of capacitive load.
 - *4. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max). (See Fig. 5)
 - *5. Maximum value of CL = 2 depends on tck.
 - *6. tac also specifies the access time at burst mode except for first access.
 - *7. Specified where output buffer is no longer driven. toн, tьz, and tнz define the times at which the output level achieves ±200 mV.
 - *8. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
 - *9. trac is a reference value. Maximum value is obtained from the sum of trace (min) and trace (max).
 - *10. tcac is a reference value.
 - *11. Operation within the taco (min) ensures that take can be met; if taco is greater than the specified taco (min), access time is determined by teac or tac.
 - *12. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).
 - *13. The toac depends on the CAS latency.
 - *14. When the burst refresh method is used, a total of 4096 auto-refresh commands within tree must be asserted. When the distributed refresh method is used, refresh intervals must be less than tree.
 - *15. The value of the depends on CAS latency and speed version. In a case of CL = 2, the = $9 \times \text{tck}$ (-125), $8 \times \text{tck}$ (-100/-84/-67). In a case of CL = 3, the = $11 \times \text{tck}$ (-125), $10 \times \text{tck}$ (-100/-84/-67).


Fig. 4 - EXAMPLE OF ACTEST LOAD CIRCUIT




Note: AC characteristics are measured in this condition. This load circuits are not applicable for VoH and VoL.












■ MODE REGISTER TABLE








- Notes: 1. The latency of CKE (lcke) is one clock.
 - 2. During read mode, burst counter will not be incremented/decremented at the next clock of CSUS command. Output remain the same data.
 - 3. During the write mode, data at the next clock of CSUS command is ignored.





- Notes: 1. Precharge command (PRE or PALL) should be asserted if any bank is active and in the burst mode.
 - 2. Precharge command can be posted in conjunction with CKE after the last read data have been appeared on DQ.
 - 3. The ACTV command can be latched after tPDE (min) + 1 clock (min). It is recommended to apply NOP command in conjunction with CKE. It is also recommended to apply minimum of 4 clocks to stabilize external clock prior to ACTV command.







































- Notes: 1. Precharge command (PRE or PALL) should be asserted if any bank is active prior to Self-refresh Entry command (SELF).
 - 2. SELF command should be asserted after the last read data have been appeared on DQ.
 - 3. The Self-refresh Exit operation is started from the rising edge of CKE. The Self-refresh Exit command (SELFX) is latched after tpos (min). It is recommended to apply NOP command in conjunction with CKE.
 - 4. Either NOP or DESL command can be used during tec period.
 - 5. CKE should be held high within one t_{RC} period after t_{PDE} .



■ PACKAGE DIMENSIONS

