FAIRCHILD

SEMICONDUCTOR

# 74LCX16373 Low Voltage 16-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

#### **General Description**

The LCX16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state.

The LCX16373 is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- 5.4 ns t<sub>PD</sub> max (V<sub>CC</sub> = 3.3V), 20 µA I<sub>CC</sub> max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\blacksquare$  ±24 mA output drive (V<sub>CC</sub> = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
  - Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to V<sub>CC</sub> through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


#### **Ordering Code:**

Order Number	Package Number	Package Description
74LCX16373G (Note 2)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LCX16373MEA (Note 3)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16373MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Logic Symbol



www.fairchildsemi.com

February 1994 Revised June 2002

# 74LCX16373

Pin Assign	ment for SS	SOP and	t TSSOP
0E <sub>1</sub> -	1	48	— LE <sub>1</sub>
°0 —	2	47	- 1 <sub>0</sub>
0 <sub>1</sub> —	3	46	- I <sub>1</sub>
GND —	4	45	— GND
0 <sub>2</sub> —	5	44	- 1 <sub>2</sub>
0 <sub>3</sub> —	6	43	<b>-</b> 1 <sub>3</sub>
v <sub>cc</sub> –	7	42	– v <sub>cc</sub>
0 <sub>4</sub> —	8	41	— I <sub>4</sub>
0 <sub>5</sub> —	9	40	- 1 <sub>5</sub>
gnd —	10	39	- GND
0 <sub>6</sub> —	11	38	- 1 <sub>6</sub>
0 <sub>7</sub> —	12	37	- 1 <sub>7</sub>
0 <sub>8</sub> —	13	36	- 1 <sub>8</sub>
0 <sub>9</sub> —	14	35	- Ig
gnd —	15	34	- GND
0 <sub>10</sub> —	16	33	- 1 <sub>10</sub>
0 <sub>11</sub> -	17	32	- I <sub>1 1</sub>
v <sub>cc</sub> –	18	31	– v <sub>cc</sub>
0 <sub>12</sub> —	19	30	- 1 <sub>12</sub>
0 <sub>13</sub> —	20	29	- 1 <sub>13</sub>
gnd —	21	28	- GND
0 <sub>14</sub> —	22	27	- 1 <sub>1 4</sub>
0 <sub>15</sub> —	23	26	- 1 <sub>15</sub>
ōē <sub>2</sub> —	24	25	- LE <sub>2</sub>
Pin A	ssignment	for FB	GA
-	123	456	_
FEDCBA			
-			( )

**Connection Diagrams** 

## **Pin Descriptions**

Pin Names	Description
0E <sub>n</sub>	Output Enable Input (Active LOW)
LEn	Latch Enable Input
I <sub>0</sub> —I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
O <sub>0</sub> -O <sub>15</sub> NC	No Connect

## **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	LE <sub>1</sub>	NC	I <sub>0</sub>
В	0 <sub>2</sub>	0 <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	l <sub>3</sub>	I <sub>4</sub>
D	0 <sub>6</sub>	0 <sub>5</sub>	GND	GND	1 <sub>5</sub>	I <sub>6</sub>
E	0 <sub>8</sub>	0 <sub>7</sub>	GND	GND	۱ <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	l <sub>9</sub>	I <sub>10</sub>
G	0 <sub>12</sub>	0 <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
н	0 <sub>14</sub>	0 <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	0 <sub>15</sub>	NC	OE <sub>2</sub>	LE <sub>2</sub>	NC	I <sub>15</sub>

### **Truth Tables**

	Inputs		Outputs
LE <sub>1</sub>		I <sub>0</sub> –I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
Х	Н	Х	Z
н	L	L	L
н	L	н	н
L	L	Х	O <sub>0</sub>
	Inputs		Outputs
LE <sub>2</sub>	Inputs OE <sub>2</sub>	I <sub>8</sub> —I <sub>15</sub>	Outputs O <sub>8</sub> -O <sub>15</sub>
LE <sub>2</sub>		I <sub>8</sub> –I <sub>15</sub> X	-
	OE <sub>2</sub>		0 <sub>8</sub> –0 <sub>15</sub>
Х	OE₂ H	X	0 <sub>8</sub> -0 <sub>15</sub> Z

 $H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable$ 

www.	fairc	hildse	emi.co	m

U

т -

000000 000000

(Top Thru View)


#### **Functional Description**


The LCX16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the  ${\rm I}_{\rm n}$  enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time

its I input changes. When  $LE_n$  is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition of LE<sub>n</sub>. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the standard outputs are in the 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

015

#### Logic Diagrams





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

010

3	
~	
3	
ø	
Ť.	
×	
23	

#### Absolute Maximum Ratings(Note 4)

74LCX1

1030iule	Maximum	

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		$-0.5$ to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 5)	v
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# Recommended Operating Conditions (Note 6)

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	v
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC}=2.3V-2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol		Conditions	(V)	Min	Max	Units
/ <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
/ <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
′он	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = 8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
	I <sub>OH</sub> = -24 mA	3.0	2.2			
/ <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
1	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
OZ	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		± <b>J</b> .0	μА
OFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 V$	0	1	10	μΑ

## DC Electrical Characteristics (Continued)

Devenuerou	Conditions	V <sub>cc</sub>	T <sub>A</sub> = -40°0	C to +85°C	Units
Parameter	Conditions	(V)	Min	Max	Units
Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
	$3.6V \le V_I, V_O \le 5.5V$ (Note 7)	2.3 - 3.6		±20	μΛ
Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ
		Quiescent Supply Current $V_i = V_{CC} \text{ or GND}$ $3.6V \le V_i, V_O \le 5.5V$ (Note 7)	ParameterConditions(V)Quiescent Supply Current $V_1 = V_{CC}$ or GND $2.3 - 3.6$ $3.6V \le V_1, V_0 \le 5.5V$ (Note 7) $2.3 - 3.6$	ParameterConditionsIQuiescent Supply Current $V_1 = V_{CC}$ or GND $2.3 - 3.6$ $3.6V \le V_1$ , $V_0 \le 5.5V$ (Note 7) $2.3 - 3.6$	Parameter Conditions (V) Min Max   Quiescent Supply Current V₁ = V <sub>CC</sub> or GND 2.3 - 3.6 20   3.6V ≤ V₁, V₀ ≤ 5.5V (Note 7) 2.3 - 3.6 ±20

Note 7: Outputs disabled or 3-STATE only.

# **AC Electrical Characteristics**

Symbol	Parameter		$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500\Omega$					
		$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		V <sub>CC</sub> = 2.7V C <sub>L</sub> = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$		Units
		t <sub>PHL</sub>	Propagation Delay	1.5	5.4	1.5	5.9	1.5
t <sub>PLH</sub>	I <sub>n</sub> to O <sub>n</sub>	1.5	5.4	1.5	5.9	1.5	6.5	
t <sub>PHL</sub>	Propagation Delay	1.5	5.5	1.5	6.4	1.5	6.6	ns
t <sub>PLH</sub>	LE to O <sub>n</sub>	1.5	5.5	1.5	6.4	1.5	6.6	
t <sub>PZL</sub>	Output Enable Time	1.5	6.1	1.5	6.5	1.5	7.9	ns
t <sub>PZH</sub>		1.5	6.1	1.5	6.5	1.5	7.9	
t <sub>PLZ</sub>	Output Disable Time	1.5	6.0	1.5	6.3	1.5	7.2	ns
t <sub>PHZ</sub>		1.5	6.0	1.5	6.3	1.5	7.2	ns
t <sub>S</sub>	Setup Time, In to LE	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time, I <sub>n</sub> to LE	1.5		1.5		2.0		ns
t <sub>W</sub>	LE Pulse Width	3.0		3.0		3.5		ns
tOSHL	Output to Output Skew (Note 8)		1.0					ns
t <sub>OSLH</sub>			1.0					

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

## **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$	Units
		Conditions	(V)	Typical	
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V},  V_{IL} = 0 \text{V}$	2.5	-0.6	v

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10 MHz	20	pF

