


SCG4000 V3.0 Series Synchronous Clock Generators

PLL

2111 Comprehensive Drive
Aurora, Illinois 60505
Phone: 630-851-4722
Fax: 630-851-5040
www.conwin.com



Application

The Connor-Winfield SCG4000 Series provides high precision phase lock loop frequency translation for the telecommunication applications.

SCG4000 Series is well suited for use in line cards, service termination cards and similar functions to provide reliable reference, phase locked, synchronization for TDM, PDH, SONET and SDH network equipment. The SCG4000 Series provides a jitter filtered, wander following output signal synchronized to a superior Stratum or peer input reference signal.

Features

- 3.3V High Precision PLL
- Tri-State Capability
- Active Alarms
- Guaranteed Free Run ± 20 ppm
- 1 sec. Acquisition Time

Bulletin	SG031
Page	1 of 12
Revision	01
Date	30 JULY 02
Issued By	MBatts

General Description

The SCG4000 Series is a digital phase locked loop generating a LVPECL outputs from an intrinsically low jitter voltage controlled crystal oscillator. The LVPECL outputs may be disabled. The jitter attenuated internal reference, divided down from the output frequency, is also output to a pin.

The SCG4000 Series can lock to one of four possible reference frequencies from 8 to 64 kHz, which is selectable using two input select pins. A filtered reference output signal is available at the same frequency. The unit has an acquisition time of about 1 second and it is tolerant of different reference duty cycles.


Further features include alarm outputs for Loss-of-Reference (LOR) and Loss-of-Lock (LOL). During the LOR alarm, the SCG4000 will also enter a Free Run state, which will guarantee a 20 ppm accurate output. Additionally the Free Run mode may be entered manually.

The alarms and reference output may be put into the tri-state high impedance condition for external testing purposes.

The maximum package dimensions are 1" x 1.025" x .450" on a 6 layer FR4 board with castellated pins. Parts are assembled using high temperature solder to withstand 63/37 alloy, 180° C surface mount reflow processes.

Functional Block Diagram

Figure 1



Model Comparison Table

Table 1

Model	Input Ref Freq	Max Duty Cycle	CMOS Reference Output (Pin #7)	LVPECL Oscillator Output (Pin #16 & 18)	Notes
SCG4000	8-64 kHz	40/60	= Input Ref Freq.	125.0 MHz, 155.52 MHz	Basic Model
SCG4010	19.44 MHz	40/60	19.44 MHz	125.0 MHz, 155.52 MHz	
SCG4030	8-64 kHz	45/55	= Input Ref Freq.	125.0 MHz, 155.52 MHz	Tighter Duty Cycle

*Features which differentiate a model from the base model (SCG4000) are highlighted in boldface, color and in the notes column.

Absolute Maximum Rating

Table 2 All SCG4000 Models

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V _{cc}	Power Supply Voltage	3.0		3.6	Volts	
V ₁	Input Voltage	-0.5		5.5	Volts	
T _s	Storage Temperature	-65		150	deg. C	

Operating Specifications

Table 3 All SCG4000 Models

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V _{cc}	Power Supply Voltage	3.135	3.3	3.465	Volts	1.0
I _{cc}	Power Supply Current	-	230	280	mA	
T _o	Temperature Range	0	-	70	°C	
F _{fr}	Free Run Accuracy	-20	-	20	ppm	
F _{cap}	Capture/pull-in range	-25	-	25	ppm	
F _{bw}	Jitter Filter Bandwidth	-	-	10	Hz	
T _{jtol}	Input Jitter Tolerance	-	-	31.25	μs	SCG4000, SCG4030
		-	-	1.0	μs	SCG4010
T _{aq}	Acquisition Time	-	1	-	s	2.0
T _{rf}	Output Rise and Fall Time (20% 80%)	100	225	350	ps	3.0

Features

Table 4 All SCG4000 Models

Parameter	Specifications	Notes
Alarms	LOR, LOL Status on separate CMOS Outputs	
TDEV	70 ps (typical)	
MTIE	800 ps (typical)	
Static Offset	± 26 ns Maximum	4.0
Dynamic Offset	± 20 ns Maximum	5.0
VCXO Output Logic Type	LVPECL	
Reference Output Logic Type	CMOS	
Package	FR4 SM 1.0" x 1.025" x 0.45"	

CMOS Input And Output Characteristics

Table 5 All SCG4000 Models

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V _{IH}	High Level Input Voltage	2		5.5	V	
V _{IL}	Low Level Input Voltage	0		0.8	V	
T _{IO}	I/O to Output Valid			10	nS	
C _O	Output Capacitance			10	pF	
V _{HO}	High Level Output Voltage I _{oh} = 04mA	2.4				V _{cc} Min.
V _{IO}	Low Level Output Voltage I _{o1} = 8mA			0.4		V _{cc} Max.
T _{IR}	Input Reference Signal Pulse Width	12.5			nS	

- NOTES: 1.0: Requires external regulation and filter (22uF, 330 pF)
 2.0: From a 20 ppm offset in reference frequency
 3.0: 50Ω load biased to 1.3V
 4.0: Offset between Reference Input and Reference Output @ room temp.
 5.0: Offset change between Reference Input and Reference Output over temperature range from room temperature.



LVPECL Output Characteristics

Table 6 All SCG4000 Models

Symbol	Parameter	Minimum	Nominal	Maximum	Units	Notes
V _{OH}	High Level PECL Voltage	2.27	2.34	2.42	V	
V _{OL}	Low Level PECL Voltage	1.49	1.51	1.68	V	
C _L	Output Capacitance			10	pF	
T _{SKEW}	Differential Output Skew		50		ps	

Output Jitter Specifications

Table 7 All SCG4000 Models

Jitter BW 10 Hz - 20 MHz			SONET Jitter BW 12 kHz - 20 MHz	
Frequency (MHz)	pS (RMS)	m UI	pS (RMS)	m UI
125.00	6(typical)	0.750 (typical)	1 (max), 0.3 (typical)	0.125(max)
155.52	6(typical)	0.933 (typical)	1 (max), 0.4 (typical)	0.156 (max)

Output Programming

Table 8 All SCG4000 Models

Tristate	Free Run	Output
0	0	Locked to reference selected (default)
1	X	Hi-Z Tristate condition
0	1	Free run at nominal frequency

Alarm Status

Table 9 All SCG4000 Models

LOL Output	LOR Output	Alarm Output
0	0	No alarm
1	0	Loss-of-Lock
X	1	Loss-of-Reference


Pin Description

Table 10 All SCG4000 Models

Pin #	Connection	Description
1	Enable/Disable	Enable = 0, Disable = 1 for VCXO Outputs, Default = 0 (for No Connect)
2	TCK	JTAG pin that is used only by Connor-Winfield for programming. Do not connect
3	TDO	JTAG pin that is used only by Connor-Winfield for programming. Do not connect
4	Reference In	CMOS Reference Frequency Input
5	Select A	Reference Frequency Select Pin, Default = 0 (for No Connect)
6	Select B	Reference Frequency Select Pin, Default = 0 (for No Connect)
7	Reference Out	Filtered Reference Output
8	Ground	Power Ground
9	Tri-State Enable	CMOS Output Tri-State enable (Hi-Z = 1, Default = 0)
10	V _{CC}	3.3V Supply Voltage.
11	Loss of Lock	LOL Alarm Output
12	Loss of Reference	LOR Alarm Output
13	Free Run	Force output frequency to Free Run (FR = 1, Default = 0)
14	TDI	JTAG pin that is used only by Connor-Winfield for programming. Do not connect
15	TMS	JTAG pin that is used only by Connor-Winfield for programming. Do not connect
16	VCXO Out	VCXO differential LVPECL Output
17	Signal Ground	VCXO output ground (Shield)
18	VCXO Out	VCXO differential LVPECL Output


Maximum Package Dimensions

Figure 2




Recommended Footprint and Keepout Area Dimensions

Figure 3




Tape and Reel Dimensions

Figure 4




Solder Profile

Figure 5




Typical Application

Figure 6




Typical System Test Set-up

Figure 7




Alarm Timing Diagram

Figure 8




SCG4000 Series Typical MTIE

Figure 9



SCG4000 Series Typical TDEV

Figure 10



SCG4000

SCG4000 Individual Features:

- Four selectable References: 8, 16, 32, and 64 kHz.
- LVPECL Oscillator Output: 125.0 MHz or 155.52 MHz
- CMOS reference output frequency equals input reference frequency.

The SCG4000 is Connor-Winfield's base model for the SCG4000 Series product line. The SCG4000 can lock to one of four input reference frequencies from 8 to 64 kHz which is selectable using two input control pins.

Input Reference Selection

Table 11 SCG4000

Input Sel A (Pin #5)	Input Sel B (Pin #6)	Reference Frequency (Pin #8)
0	0	8 kHz (default)
1	0	16 kHz
0	1	32 kHz
1	1	64 kHz

Reference and Output Availability

Table 12 SCG4000

Input Reference (Pin #4)	LVPECL Oscillator Output (Pin #16 & #18)	CMOS Reference Output (Pin #7)
8 kHz	125.0 MHz	8 kHz
8 kHz 16 kHz 32 kHz 64 kHz	155.52 MHz	8 kHz 16 kHz 32 kHz 64 kHz

Ordering Information

SCG4000-125.0M

SCG4000-155.52M

SCG4010

SCG4010 Individual Features:

- Input Reference: 19.44 MHz
- LVPECL Oscillator Output: 125.0 MHz or 155.52 MHz
- CMOS Reference Output: 19.44 MHz

The SCG4010 only accepts a 19.44 MHz input while providing a phase locked LVPECL output. Also provided is a phase locked 19.44 MHz CMOS reference output.

Input Reference Selection

Input Sel A (Pin #5)	Input Sel B (Pin #6)	Reference Frequency (Pin #8)
X	X	19.44 MHz (default)

Note: X= Don't Care

Reference and Output Availability

Input Reference (Pin #4)	LVPECL Oscillator Output (Pin #16 & #18)	CMOS Reference Output (Pin #7)
19.44 MHz	125.0 MHz, 155.52 MHz	19.44 MHz

Ordering Information

SCG4010-125.0M

SCG4010-155.52M

SCG4030

SCG4030 Individual Features:

- Four selectable References: 8, 16, 32, and 64 kHz.
- 45/55 Duty cycle
- LVPECL Oscillator Output: 125.0MHz or 155.52 MHz
- CMOS reference output frequency equals input reference frequency.

The SCG 4030 is similar to the SCG4000 except the SCG4030 offers a duty cycle of 45/55 for applications that require a tighter duty cycle.

The SCG4030 can lock to one of four input reference frequencies from 8 to 64 kHz which is selectable using two input control pins.

Input Reference Selection

Table 15 SCG4030

Input Sel A (Pin #5)	Input Sel B (Pin #6)	Reference Frequency (Pin #8)
0	0	8 kHz (default)
1	0	16 kHz
0	1	32 kHz
1	1	64 kHz

Reference and Output Availability

Table 16 SCG4030

Input Reference (Pin #4)	LVPECL Oscillator Output (Pin #16 & #18)	CMOS Reference Output (Pin #7)
8 kHz	125.0 MHz	8 kHz
8 kHz 16 kHz 32 kHz 64 kHz	155.52 MHz	8 kHz 16 kHz 32 kHz 64 kHz

Ordering Information

SCG4030-125.0M

SCG4030-155.52M

CONNOR WINFIELD



2111 Comprehensive Drive
Aurora, Illinois 60505
Phone: 630-851-4722
Fax: 630-851-5040
www.conwin.com

Revision	Revision Date	Note
00	6/14/02	Final Product Release
01	7/30/02	Advanced to V3.0