Comlinear CLC410 Fast Settling, Video Op Amp with Disable

General Description

The current-feedback CLC410 is a fast-settling, wideband, monolithic op amp with fast disable/enable feature. Designed for low-gain applications ($A_V = \pm 1$ to ± 8), the CLC410 consumes only 160mW of power (180mW max) yet provides a -3dB bandwidth of 200MHz ($A_v = +2$) and 0.05% settling in 12ns (15ns max). Plus, the disable feature provides fast turn-on (100ns) and turn-off (200ns). In addition, the CLC410 offers both high performance and stability without compensation even at a gain of +1.

The CLC410 provides a simple, high-performance solution for video switching and distribution applications, especially where analog buses benefit from use of the disable function to "multiplex" signals onto the bus. Differential gain/phase of 0.01%/0.01° provide high fidelity and the 70mA output current offers ample drive capability.

The CLC410's fast settling, low distortion, and high drive capabilities make it an ideal ADC driver. The low 160mW quiescent power consumption and very low 40mW disabled power consumption suggest use where power is critical and/or "system off" power consumption must be minimized.

The CLC410 is available in several versions to meet a variety of requirements. A three-letter suffix determines the version:

CLC410AJP -40°C to +85°C 8-pin plastic DIP CLC410AJE -40°C to +85°C -40°C to +85°C CLC410ALC CLC410AMC

8-pin plastic SOIC dice -55°C to +125°C

CLC410A8B -55°C to +125°C

CLC410A8D -55°C to +125°C

DESC SMD number: 5962-90600

dice qualified to Method 5008. MIL-STD-883, Level B 8-pin hermetic CERDIP,

MIL-STD-883, Level B 8-pin sidebrazed CERDIP. MIL-STD-883, Level B


Features

- -3dB bandwidth of 200MHz
- 0.05% settling in 12ns
- Low power, 160mW (40mW disabled)
- Low distortion, -60dBc at 20MHz
- Fast disable (200ns)
- Differential gain/phase: 0.01%/0.01°
- ±1 to ±8 closed-loop gain range

Applications

- Video switching and distribution
- Analog bus driving (with disable)
- Low power "standby" using disable
- Fast, precision A/D conversion
- D/A current-to-voltage conversion
- IF processors
- High-speed communications

Enable/Disable Response



-0.193±0.012 -

8-pin Plastic SOIC

e Dis Offset Adjust Pinout 7 + ٧,,, DIP & SOIC 6 V.... **Package Dimensions** 5 Not Connected 0.016+0.002 → 0.054 BSC 0.05+0.015 → 0.06 ± 0.02 ппа 0.296±0.014 0.250±0.03 0.15± 0.236±0.012 0 01 - 0.313 ±0.012 0.394±0.008 -0.415±0.045 -Ц 0.200 MIX 3065±0.015 0.050 +0.002 0.033 ± 0.013 0.061±0.008 0.007±0.003 0.135±0.015 0 175

0 100±0.005

8-pin Plastic DIP

±0.002

8-pin Side-brazed Ceramic DIP

-0.011 ± 0.002

CLC410 Electrical Characteristics (A. - +20. 9 -5V. B. $B_t = 1.5 \text{km}$ unless specified) TYP PARAMETER CONDITIONS **MAX & MIN RATINGS** UNITS SYMBOL **Ambient Temperature** CLC410A8/AL/AM + 25°C -55°C +25°C +125°C 40°C **Ambient Temperature** CLC410AJ/AI +25°C +25°C +85°C FREQUENCY DOMAIN RESPONSE Vout<0.5V_{pp}, Vout<5V_{pp},A_V=+5 Vout<0.5V_{pp} †-3dB bandwidth 200 >150 >150 >120 MHz SSBW 50 >35 >35 >35 MHz LSBW gain flatness3 peaking DC to 40MHz < 0.4 < 0.3 0 < 0.4 dB**GFPL** peaking >40MHz O < 0.7 < 0.5 < 0.7 dB **GFPH** rolloff DC to 75MHz 0.6 <1 <1 <1.3 dB **GFR** linear phase deviation DC to 75MHz 0.2 <1 <1 <1.2 LPD TIME DOMAIN RESPONSE rise and fall time 0.5V step 1.6 <2.4 <2.4 <2.4 TRS ns 5V step 6.5 <10 <10 <10 TRL ns 2V step settling time to ±0.1% 10 <13 <13 <13 ns **TSP** ±0.05% 2V step <15 12 <15 <15 ns TS overshoot 0.5V step 0 <15 <10 <10 % os siew rate $A_v = +2$ 700 >430 >430 >430 V/us SR 1600 SR₁ $A_{v} = -2$ V/us **DISTORTION AND NOISE RESPONSE** t2nd harmonic distortion 2Vpp, 20MHz -60 <-40 <-45 <-45 dBc HD₂ 2Vpp, 20MHz dBc †3rd harmonic distortion -60 <-50 <-50 <-50 HD3 equivalent input noise noise floor >1 MHz1 -157 <-154 <-154 <-153 dBm(1Hz) SNF integrated noise 1MHz to 200MHz1 <54 <57 <63 μV INV 40 0.05 % differential gain² (see plots) 0.01 0.04 0.04 DG differential phase² 0.02 DP (see plots) 0.01 0.1 0.02 DISABLE/ENABLE PERFORMANCE <1000 <1000 disable time to >50dB attenuation at 10MHz 200 <1000 TOFF ns enable time 100 <200 <200 <200 ns TON **DIS** voltage to disable 1.0 0.5 0.5 0.5 **VDIS** to enable 2.6 2.3 3.2 4.0 ٧ **VEN** DIS current (sourced from CLC410, see figure 4) μΑ to disable 200 250 250 250 IDIS μΑ to enable 80 60 60 60 IEN off isolation at 10MHz 59 >55 >55 >55 dB OSD STATIC, DC PERFORMANCE *input offset voltage $< \pm 8.2$ <±5.0 <±9.0 VIO m۷ 20 μV/°C $< \pm 40$ <±40 DVIO average temperature coefficient $< \pm 36$ <±20 <±20 IBN non-inverting 10 μА *input bias current average temperature coefficient 100 <±200 $< \pm 100$ nA/°C DIBN inverting 10 $<\pm36$ <±20 $<\pm30$ μА IBI *input bias current <±200 <±100 nA/°C DIBI 50 average temperature coefficient 50 >45 >45 >45 dB **PSRR** tpower supply rejection ratio 50 >45 >45 dB **CMRR** common mode rejection ratio >45 <18 no load, quiescent 16 <18 <18 mΑ ICC *supply current <6 <6 <6 ISD supply current, disabled mA no load, quiescent 4 **MISCELLANEOUS PERFORMANCE** resistance 200 >50 >100 >100 RIN non-inverting input kohm capacitance 0.5 <2 <2 <2 ρF CIN < 0.2 < 0.2 < 0.2 at DC ohm BO output impedance 0.1 resistance, at DC 200 >100 >100 >100 kohm ROD output impedance, disabled COD capacitance, at DC 0.5 <2 <2 <2 ÞF >±3.2 >±3.2 output voitage range no load ±3.5 >±3 **CMIR** common mode input range for rated performance output current -40°C to +85°C ±2.1 $> \pm 1.2$ >±2 >±2 ν ±70 >±35 >±50 >±50 mΑ 10 -55°C to + 125°C $> \pm 50$ Ю ±70 $> \pm 30$ $> \pm 50$ mΑ

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings

storage temperature range lead solder duration (+300°C)

Miscellaneous Ratings


V _{oc}		recommended gain range	
V _∞ I _{out} output is short circuit protecte however, maximum reliability	d to ground, is obtained if	Notes:	
lad does not exceed	70mA	* AI, AJ	100% tested
common mode input voltage	±V _m	t AJ	Sample test
differential input voltage	±V _∞ 5V	† Al	100% teste
disable input voltage (pin 8)	+V _{cc} , -1V	÷ A8	100% tested
applied output voltage when disabled		† A8	100% tested
junction temperature	+175°C		100% water
operating temperature range			min/max spe
Alla L'	- 40°C to +85°C	note 1:	Noise tests
A8/AL/AM:	- 55°C to +125°C	note 2:	Differential

100% tested at +25°C, sample at +85°C. Sample tested at +25°C. 100% tested at +25°C. 100% tested at +25°C, - 55°C, +125°C. 100% tested at +25°C, sample at - 55°C, +125°C. 100% water probe tested at +25°C to +25°C min/max specifications.

±1 to ±8

Noise tests are performed from 5MHz to 200MHz. Differential gain and phase measured at: $A_v = +2$, $R_r = 250\Omega$, $R_L = 150\Omega$ 10 p. equivalent video signal, 0-100 IRE, 40IRE, 0.58 MHz, 0IRE = 0 volts, at 75 Ω load. See text.


Gain flatness tests performed from 0.1MHz. note 3:




note 2:

- 65°C to +150°C


10 sec





Enable/Disable Operation

The CLC410 has an enable/disable feature that is useful for conserving power and for multiplexing the outputs of several amplifiers onto an analog bus (figure 3A). Disabling an amplifier while not in use reduces power supply current and the output and inverting input pins become a high impedance.



Pin 8, the DIS pin, can be driven from either opencollector TTL or from 5V CMOS. A logic low disables the amplifier and an internal 15KΩ pull-up resistor ensures that the amplifier is enabled if pin 8 is not connected (figure 4). Both TTL and 5V CMOS logic are guaranteed to drive a high enough high-level output voltage (VOH) to ensure that the CLC410 is enabled. Whichever type used, "breakbefore-make" operation should be established when outputs of several amplifiers are connected together. This is important for avoiding large, transient currents flowing between amplifiers when two or more are simultaneously enabled. Typically, proper operation is ensured if all the amplifiers are driven from the same decoder integrated circuit because logic output rise times tend to be longer than fall times. As a result, the amplifier being disabled will reach the 2V threshold sooner than the amplifier being enabled (see to of figure 3B timing diagram).




Figure 4: equivalent of DIS input

During disable, supply current drops to approximately 4mA and the inverting input and output pin impedances become $200 \mathrm{K}\Omega$ || 0.5pF each. The total impedance that a disabled amplifier and its associated feedback network presents to the analog bus is determined from figure 5. For example,

at a non-inverting gain of 1, the output impedance at video frequencies is $100 \mathrm{K}\Omega$ || 1pF since the 250 Ω feedback resistor is a negligible impedance. Similarly, output impedance is 500Ω || 0.5pF at a non-inverting gain of 2 (with $R_B = R_D = 250\Omega$).





Figure 5

Differential Gain and Phase

Plots on the preceding page illustrate the differential gain and phase performance of the CLC410 at both 3.58 and 4.43MHz. Application Note OA-08 presents a measurement technique for measuring the very low differential gain and phase of the CLC410. Observe that the gain and phase errors remain low even as the output loading increases, making the device attractive for driving multiple video outputs.

Understanding the Loop Gain

The CLC410 is a current-feedback op amp. Referring to the equivalent circuit of figure 6, any current flowing in the inverting input is amplified to a voltage at the output through the transimpedance gain shown below. This Z(s) is analogous to the open-loop gain of a voltage feedback amplifier.



Developing the non-inverting frequency response for the topology of Figure 3 yields:

$$\frac{V_o}{V_i} = \frac{1 + R_f / R_g}{1 - 1 / LG}$$
 eq. (1)

where LG is the loop gain defined by,

$$LG = \frac{Z(s)}{R_t} \times \frac{1}{1 + Z_t / (R_t | |R_a)}$$
 eq. (2)

Equation 1 has a form identical to that for a voltage feedback amplifier with the differences occurring in the LG expression, eq. 2. For an idealized treatment, set $Z_i = 0$ which results in a very simple $LG = Z(s)/R_i$ (Derivation of the transfer function for the case where $Z_i = 0$ is given in

4

Application Note AN300-1.) Using the Z(s) (open-loop transimpedance gain) plot shown on the previous page and dividing by the recommended $R_f = 250\Omega$, yields a large loop gain at DC. As a result, equation 1 shows that the closed-loop gain at DC is very close to $(1 + R_f/R_g)$.




Figure 6: current feedback topology

At higher frequencies, the roll-off of Z(s) determines the closed-loop frequency response which, ideally, is dependent only on R_f. The specifications reported on the previous pages are therefore valid only for the specified $R_f = 250\Omega$. Increasing R_f from 250Ω will decrease the loop gain and bandwidth, while decreasing it will increase the loop gain possibly leading to inadequate phase margin and closed-loop peaking. Conversely, fixing R_f will hold the frequency response constant while the closed-loop gain can be adjusted using R_g.

The CLC410 departs from this idealized analysis to the extent that the inverting input impedance is finite. With the low quiescent power of the CLC410, $Z_i{\cong}50\Omega$ leading to a drop in loop gain and bandwidth at high gain settings, as given by equation 2. The second term in equation 2 accounts for the division in feedback current that occurs between Z_i and $R_i || R_g$ at the inverting node of the CLC410. This decrease in bandwidth can be circumvented as described in "Increasing Bandwidth at High Gains." Also see "Current Feedback Amplifiers" in the Comlinear Databook for a thorough discusion of current feedback op amps.

Increasing Bandwidth At High Gains

Bandwidth may be increased at high closed-loop gains by adjusting R_r and R_g to make up for the losses in loop gain that occur at these high gain settings due to current division at the inverting input. An approximate relationship may be obtained by holding the LG expression constant as the gain is changed from the design point used in the specifications (that is, $R_r = 250\Omega$ and $R_g = 250\Omega$). For the CLC410 this gives,

$$R_1 = 350 - 50A_v$$
 and $R_g = \frac{350 - 50A_v}{A_v - 1}$ eq. (3)

where A_r is the non-inverting gain. Note that with $A_r=\pm 2$ we get the specified $R_f=250\Omega_r$, while at higher gains, a lower value gives stable performance with improved bandwidth.

DC Accuracy and Noise

Since the two inputs for the CLC410 are quite dissimilar, the noise and offset error performance differs somewhat from that of a standard differential input amplifier. Specifically, the inverting input current noise is much larger than the non-inverting current noise. Also the two input

bias currents are physically unrelated rendering bias current cancellation through matching of the inverting and non-inverting pln resistors ineffective.

In equation 4, the output offset is the algebraic sum of the equivalent input voltage and current sources that influence DC operation. Output noise is determined similarly except that a root-sum-of-squares replaces the algebraic sum. R_s is the non-inverting pin resistance.

Output Offset
$$V_o = \pm IBN \times R_s(1 + R_r/R_g) \pm eq. (4)$$

 $VIO(1 + R_r/R_g) \pm IBI \times R_r$

An important observation is that for fixed R_t , offsets as referred to the input improve as the gain is increased (divide all terms by $1+R_t/R_g$). A similar result is obtained for noise where noise figure improves as gain increases.

The input noise plot shown in the CLC400 datasheet applies equally as well to the CLC410.

Capacitive Feedback

Capacitive feedback should not be used with the CLC410 because of the potential for loop instability. See Application Note OA-7 for active filter realizations with the CLC410.

Offset Adjustment Pin

Pin 1 can be connected to a potentiometer as shown in Fig. 1 and used to adjust the input offset of the CLC410. Full range adjustment of $\pm 5V$ on pin 1 will yield a $\pm 10 mV$ input offset adjustment range. Pin 1 should always be bypassed to ground with a ceramic capacitor located close to the package for best settling performance.

Printed Circuit Layout

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal coupling to the ground plane. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

Parasitic or load capacitance directly on the output will introduce additional phase shift in the loop degrading the loop phase margin and leading to frequency response peaking. A small series resistor before the capacitance effectively decouples this effect. The graphs on the preceding page illustrate the required resistor value and resulting performance vs. capacitance.

Precision buffed resistors (PRP8351 series from Precision Resistive Products) with low parasitic reactances were used to develop the data sheet specifications. Precision carbon composition resistors will also yield excellent results. Standard spirally-trimmed RN55D metal film resistors will work with a slight decrease in bandwidth due to their reactive nature at high frequencies.

Evaluation PC boards (part number 730013 for throughhole and 730027 for SOIC) for the CLC410 are available.