F8680 PC/CHIP

Data Sheet

Copyright Notice

Manual Copyright © 1993, Chips and Technologies, Inc. All Rights Reserved. Printed in U.S.A.

Trademark Acknowledgement

CHIPS® and the CHIPS logotype are registered trademarks of Chips and Technologies, Inc. PC/CHIPTM, SuperStateTM, Virtual I/OTM, Virtual InterruptsTM, and Visual MapTM are trademarks of Chips and Technologies, Inc. IBM® is a registered trademark of International Business Machines, Inc. AT&T® is a registered trademark of AT&T Bell Laboratories.

National® is a registered trademark of National Semiconductor Corp. 386SXTM is a trademark of Intel Corp.

Disclaimer

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, ro translate into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without express written permission of Chips and Technologies, Inc.

The information contained in this document is being issued in advance of the production cycle for the device(s). The parameters for the device(s) may change before final production.

Chips and Technologies, Inc. makes no representations or warranties regarding the contents of this manual. We reserve the right to revise the manual or make changes in the specifications of the product described within it at any time without notice and without obligation to notify any person of such revision or changes.

The information contained in this manual is provided for general use by our customers. Our customer should be aware that the personal computer field is the subject of many patents. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

Restricted Frights and Limitations

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013

Chips and Technologies, Inc. 3050 Zanker Road San Jose, California 95134 Phone: 408-434-0600



F8680 PC/CHIP™

Product Brief

A true single-chip PC, the F8680 PC/CHIP™ features the SuperState™ R management system, low power consumption, high performance, direct PCMCIA card support, power management, and flexible memory support.

Chips and Technologies, Inc. has designed the F8680 microchip to accommodate a wide variety of low power, cost-sensitive DOS applications: palmtop, laptop, and desktop computers, electronic notebooks and handhelds, and embedded controller systems. Third-party designers can build complete systems around the F8680 chip by adding only memory, storage, and peripheral devices.

Features


The F8680 PC/CHIP has the following features:

- 3.3V/5V operation, fully static design, and intelligent sleep mode reduce power consumption approximately 60 percent and allow direct battery drive.
- PC-compatible design supports PC software and 8-bit ISA cards.
- SuperState R mode provides a separate operating environment and enables complete I/O and interrupt monitoring without BIOS modification.
- Virtual I/O™ feature allows device emulation as well as I/O monitoring and control.
- Virtual Interrupts™ feature allows interrupts to be monitored and/or redirected before any operating system, application program, or TSR sees them.
- Four-stage pipeline and 14MHz operation give performance comparable to a 286 or 386SX™ system.

- 26-bit address bus enables 64MB memory map and allows direct support of PCMCIA memory card.
- · Flexible memory management supports PCMCIA cards and up to three banks of PSRAM, SRAM, and/or DRAM.
- Bank switching and high memory access overcome the 1MB addressing limitation of the 8086 processor, and enable PCMCIA and EMS support.
- Single CGA controller manages a CRT or LCD panel display and requires only a single 32Kx8 SRAM to minimize power consumption and board space.
- Visual MapTM gray scaling provides excellent visual contrast on any LCD panel.
- 16C450-compatible UART supports COM1 or COM2.
- Over 100 configuration registers allow flexibility, control, and differentiation in system design.

A block diagram of the F8680 PC/CHIP is shown in Figure 1.

Figure 1. F8680 Block Diagram



Contents

F8680 PC	CHIP
Introductio	
Pin Descrip	otion
Signal Des	cription
Functional	Description
Centra	1 Processor
SuperS	State R Logic
XT Su	bsystem
UART	
Memo	ry Subsystem
CGA-0	Compatible Graphics Controller
	cal Characteristics
AC Specifi	cations
Mechanica	Specifications
Representa	tives
List of Tal	bles
Table 1.	F8680 Pin Allocation
Table 2.	Signal Names6
Table 3.	Programmable Pin Functions 16
Table 4.	XT-Compatible I/O Port Assignment 19
Table 5.	System Memory Usage 20
Table 6.	Bank Switch Register Ranges
Table 7.	Pin Assignments - DRAM Interface Signals 26
Table 8.	Address Multiplexing
Table 9.	Pin Assignments - SRAM Interface Signals 31
Table 10.	Address Bus Connections for SRAM Devices 32

■ Contents F8680 PC/CHIP

Table 11.	Pin Assignments - ROM/PROM Interface Signals 35
Table 12.	PCMCIA Signal Name Equivalents
Table 13.	Pin Assignments - PCMCIA Interface Signals 37
Table 14.	Operating Conditions
Table 15.	Capacitance
Table 16.	DC Characteristics at 5V 47
Table 17.	DC Characteristics at $3.3V$ 48
Table 18.	Timing Symbols Associated with Signal Types $\ \ldots \ 50$
Table 19.	Timing Parameters
Table 20.	AC Characteristics - System Clock Timings 52
Table 21.	AC Characteristics - DRAM Signal Timings 54
Table 22.	AC Characteristics - SRAM Signal Timings $\dots 56$
Table 23.	AC Characteristics - PSRAM Signal Timings 57
Table 24.	AC Characteristics - Suspend Refresh Signal Timings
Table 25.	AC Characteristics - DMA Signal Timings 59
Table 26.	AC Characteristics - XT Bus I/O Cycle Signal Timings 61
Table 27.	AC Characteristics - XT Bus Memory Signal Timings
Table 28.	AC Characteristics - PCMCIA Interface Signal Timings
Table 29.	AC Characteristics - Graphics Controller Signal Timings 67
Table 30.	AC Characteristics - RESET Signal Timing 70
List of Figu	ures
Figure 1.	F8680 Block Diagramiv
Figure 2.	F8680 Pinout, Top View $\dots 1$
Figure 3.	Bank Switching Logic
Figure 4	Memory Manning Logic 24

Figure 5.	Interface to 4-bit DRAM
Figure 6.	Interface to 8-bit DRAM 29
Figure 7.	Interface to 1-bit DRAM
Figure 8.	Interface to SRAM
Figure 9.	Interface to 8-bit ROM
Figure 10.	Connection of Display SRAM
Figure 11.	Display Controller Signals to the LCD Panel 41
Figure 12.	Display Controller Signals to the CRT 44
Figure 13.	Typical Output Transition Time vs Load Capacitance
Figure 14.	Minimum Output Transition Time vs Load Capacitance
Figure 15.	Output Source Current vs Output Voltage (@Vcc=4.5V)
Figure 16.	Output Sink Current vs Output Voltage (@Vcc=4.5V)
Figure 17.	Output Source Current vs Output Voltage (@Vcc=3V)
Figure 18.	Output Sink Current vs Output Voltage (@Vcc=3V)
Figure 19.	Output Delay Parameters—General Case 51
Figure 20.	Input Setup and Hold Parameters—General Case 52
Figure 21.	Timing for System Clocks
Figure 22.	Timing for Non-page-mode DRAM Cycles 54
Figure 23.	Timing for Page-mode DRAM Cycles 55
Figure 24.	Timing for SRAM Access
Figurë 25.	Timing for Pseudo-SRAM Access 57
Figure 26.	Timing for DRAM Suspend Mode Refresh 58
Figure 27.	Functional Timing for PSRAM Active Mode Refresh $$. 58
Figure 28.	Functional Timing for PSRAM Suspend Mode Refresh 58
Figure 29.	Timing for DMA Read Cycles 59
Figure 30.	Timing for DMA Write Cycles 60

Figure 31.	Timing for I/O Read	61
Figure 32.	Timing for I/O Write	62
Figure 33.	Timing for XT Bus Memory Read	63
Figure 34.	Timing for XT Bus Memory Write	64
Figure 35.	Timing for PCMCIA Memory Read (1 Cycle Per State)	65
Figure 36.	Timing for PCMCIA Memory Read (2 Cycles Per State)	65
Figure 37.	Timing for PCMCIA Memory Write (1 Cycle Per State)	66
Figure 38.	Timing for PCMCIA Memory Write (2 Cycles Per State)	66
Figure 39.	Timing for Graphics SRAM	67
Figure 40.	Functional Horizontal Sync Timing for CRT	68
Figure 41.	Functional Vertical Sync Timing for CRT	68
Figure 42.	Functional Timing for LCD Panel Signals	69
Figure 43.	Timing for RESET	70
Figure 44.	Timing for UART	70
Figure 45	160-Pin Plastic Flat Pack	71

Introduction

The F8680 PC/CHIP is designed for use in low-power and cost-sensitive DOS applications such as small entry-level computers, electronic hand-helds, and embedded controller systems. The F8680 design integrates a high-speed 8086-compatible microprocessor with an XT subsystem, SuperState R management logic, a memory controller/manager, a graphics controller, and a UART.

Pin Description

The F8680 single-chip PC is packaged in a 160-pin plastic flat pack package. Figure 2 shows the top view of the chip layout.

Figure 2. F8680 Pinout, Top View 160-Pin Plastic Flat Pack




Table I lists the chip signal assignment by pin number.

Table 1. F8680 Pin Allocation

Pin No.	Signal	Type	Description
1	VCCPAD	I	Power
2	IOCHCK*	I	I/O Channel Check
3	IRQ2	I	Interrupt Request
4	DRQ2	I	DMA Request
5	GND	I	Ground
6	IOCHRDY	I	I/O Channel Ready
7	AEN	0	Address Enable
8	MEMW*	0 -	Memory Write
9	ADR19	0	Address Bus
10	MEMR*	0	Memory Read
11	ADR18	0	Address Bus
12	IOW*	О	I/O Write
13	GND	I	Ground
14	ADR17	0	Address Bus
15	IOR*	0	I/O Read
16	ADR16	0	Address Bus
17	DACK3*	0	DMA Acknowledge
18	ADR15	0	Address Bus
19	VCC	I	Core Power
20	DRQ3	I	DMA Request
21	ADR14	0	Address Bus
22 -	DACKI*	О	DMA Acknowledge
23	ADR13	О	Address Bus
24	DRQ1	I	DMA Request
25	ADR12	0	Address Bus
26	DACKO*	0	DMA Acknowledge
27	ADR11	0	Address Bus
28	CLK	0	XT bus clock
29	ADR10	0	Address Bus
30	GND	I	Ground
31	IRQ7	I	Interrupt Request
32	ADR9	0	Address Bus
33	IRQ6	I	Interrupt Request
34	ADR8	0	Address Bus
35	IRQ5	I	Interrupt Request
36	ADR7	0	Address Bus
37	IRQ4	I	Interrupt Request
38	ADR6	0	Address Bus
39	IRQ3	- 'I	Interrupt Request
40	ADR5	0	Address Bus

Table 1. F8680 Pin Allocation (continued)

Pin No.	Signal	Type	Description
41	VCCPAD	I	Power
42	DACK2*	0	DMA Acknowledge
43	ADR4	0	Address Bus
44	TC	0	Terminal Count
45	ADR3	0	Address Bus
46	ALE	0	Address Latch Enable
47	ADR2	0	Address Bus
48	ROMCS*	0	ROM Chip Select
49	GND	I	Ground
50	ADR1	О	Address Bus
51	CLK14	I	14MHz timer channels clock
52	ADR0	Ó	Address Bus
53	ADR25	. 0	Address Bus
54	ADR24	0	Address Bus
5 5	ADR23	0	Address Bus
56	ADR22	0	Address Bus
57	ADR21	Ō	Address Bus
58	ADR20	Ō	Address Bus
59	VCCPAD	Ī	Power
60	RD0	Ī/O	Data Bus
61	RD1	I/O	Data Bus
62	RD2	I/O	Data Bus
63	RD3	I/O	Data Bus
64	RD4	I/O	Data Bus
65	GND	Ĭ	Ground
66	RD5	I/O	Data Bus
67	RD6	I/O -	Data Bus
68	RD7	I/O	Data Bus
69	CS10*	Ö	High byte/low byte select
70	OE0*	0	Output Enable
71	WE0*	0	Write Enable
72	GND	I	Ground
73	CS20*	0	Bank select
74	CS21*	0	Bank select
75	CS22*	0	Bank select
76	REFRESH*	0	Refresh
77	RD8	ľO	Data Bus
78	RD9	ΙΟ	Data Bus
79	RD10	ľo	Data Bus
80	RD11	ΪΟ	Data Bus

Table 1. F8680 Pin Allocation (continued)

Pin No.	Signal	Туре	Description
81	RD12	1/0	Data Bus
82	VCCPAD	I	Power
83	RD13	I/O	Data Bus
84	RD14	NO	Data Bus
85	RD15	NO	Data Bus
86	CS11*	0	High byte/low byte select
87	OE1*	0	Output Enable
88	WE1*	0	Write Enable
89	GND	1	Ground
90	MCCE2*	0	Mem. Card Chip Slet. High
91	MCCE1*	0	Mem. Card Chip Slct. Low
92	MCRDY	1	Memory Card Ready
93	MCCD1*	I	Memory Card Detect
94	MCCD2*	1	Memory Card Detect
95	MCBAT1	1	Memory Card Battery
96	MCBAT2	I	Memory Card Battery
97	CARDB	0	Card B pin
98	DOT0/B	0	Display data output
99	DOT1/G	0	Display data output
100	GND	1	Ground
101	DOT2/R	0	Display data output
102	DOT3/I	0	Display data output
103	HS/LP	0	Hor. Sync/Latch Pulse
104	VS/FLM	0	Ver. Sync/First Line Marker
105	DOTCLOCK	0	Dot Clock
106	Rx	I	Receive Data
107	Τx	0	Transmit Data
108	RTS*	0	Ready To Send
109	CTS*	1	Clear To Send
110	RI*	ĭ	Ring Indicator
111	DSR*	I	Data Set Ready
112	CD*	I	Carrier Detect
113	DTR*	0	Data Terminal Ready
114	UARTCLK	I	UART clock
115	VCC	1	Core Power
116	FLOAT*	I	Float all pins
117	RESET	I	Chip Reset
118	GND	1	Ground
119	CPUCLK -	I	Processor clock
120	CLK32K	I	32kHz SuperState R clock

Table 1. F8680 Pin Allocation (continued)

Pin No.	Signal	Туре	Description
121	VCCPAD	I	Power
122	GRD3	0	Graphics Data
123	GRD2	O	Graphics Data
124	GRD4	0	Graphics Data
125	GND	I	Ground
126	GRD1	0	Graphics Data
127	GRD5	0	Graphics Data
128	GRD0	0	Graphics Data
129	GRD6	0	Graphics Data
130	GRA0	0	Graphics Address
131	GRD7	O	Graphics Data
132	GRA1	0	Graphics Address
133	GRACS*	0	Graphics Chip Select
134	GRA2	О	Graphics Address
135	GRA10	0	Graphics Address
136	GRA3	0	Graphics Address
137	GND	I	Ground
138	GRAOE*	0	Graphics Output Enable
139	GRA4	0	Graphics Address
140	GRA11	0	Graphics Address
141	GRA5	0	Graphics Address
142	GRA9	0	Graphics Address
143	GRA6	0	Graphics Address
144	GRA8	0	Graphics Address
145	VCCPAD	I	Power
146	GRA7	0	Graphics Address
147	GRA13	0	Graphics Address
148	GRA12	0	Graphics Address
149	GRAWE*	0	Graphics Write Enable
150	GRA14	0	Graphics Address
151	PS1	ŊΟ	Programmable Pin
152	PS2	1/0	Programmable Pin
153	PS3	I/O	Programmable Pin
154	PS4	I/O	Programmable Pin
155	PWRUP	I	Power Up
156	OSCPW	O	Power to Oscillator
157	GND	I	Ground
158	SPKR	0	Speaker data
159	KBDATA*	ľO	Keyboard Data
160	KBCLK*	I/O	Keyboard Clock

Signal Description

The signal groups of the F8680 single-chip PC are summarized in Table 2. A signal description follows the table.

Table 2. Signal Names

Address and Data ADR25:0 RD15:0 J/O Data Bus Low or tri-state Low or tri-state ALE ALE O Address Enable Low or tri-state ALE DRQ1-3 DACK0-3* O DMA Acknowledge IOCHCK* I J/O Channel Check IOCHRDY IOCHANNEL IOR* O J/O Read INPUT IOR* IOW* O J/O Write IRQ2-7 I Interrupt Request MEMR* O Memory Write Memory Write Inactive or tri-state Incut Incut	Hup) repulldn) te 1E/0 te 1E/0 llup) te 1E/0	1 1
XT Bus Control AEN O Address Enable Low or tri-state ALE O Address Latch Enable Inactive or tri-state DRQ1-3 I DMA Request Input (use 10k pu DACK0-3* O DMA Acknowledge Tri-state (use 10k IOCHCK* I I/O Channel Check Input IOCHRDY I I/O Channel Ready Input IOR* O I/O Read Inactive or tri-state IOW* O I/O Write Inactive or tri-state IRQ2-7 I Interrupt Request Input (use 10k pu MEMR* O Memory Read Inactive or tri-state MEMW* O Memory Write Inactive or tri-state	te 1E/0 illup) te 1E/0 te 1E/0 llup) te 1E/0	1
ALE O Address Latch Enable Inactive or tri-state DRQ1-3 I DMA Request Input (use 10k put DACK0-3* O DMA Acknowledge Tri-state (use 10k IOCHCK* I I/O Channel Check Input IOCHRDY I I/O Channel Ready Input IOR* O I/O Read Inactive or tri-state IOW* O I/O Write Inactive or tri-state IRQ2-7 I Interrupt Request Input (use 10k put INEMR* O Memory Read Inactive or tri-state INCM* O I/O Write Inactive or tri-state INCM* O Memory Write INCM* O Write INCM* O Memory Write INCM* O Write INC	te 1E/0 illup) te 1E/0 te 1E/0 llup) te 1E/0	1
DRQ1-3 I DMA Request Input (use 10k put DACK0-3* O DMA Acknowledge Tri-state (use 10k put IOCHCK* I I/O Channel Check Input IOCHRDY I I/O Channel Ready Input IOR* O I/O Read Inactive or tri-state IOW* O I/O Write Inactive or tri-state IRQ2-7 I Interrupt Request Input (use 10k put INEMR* O Memory Read Inactive or tri-state INCM* O Memory Read Inactive or tri-state INCM* Inactive or tri-state INCM* Inactive or tri-state INCM* O Memory Write Inactive or tri-state INCM*	Illup) pulldn) te 1E/0 te 1E/0 Illup) te 1E/0	1
DACKO-3* O DMA Acknowledge Tri-state (use 10k IOCHCK* I I/O Channel Check Input IOCHRDY I I/O Channel Ready Input IOR* O I/O Read Inactive or tri-state IOW* O I/O Write Inactive or tri-state IRQ2-7 I Interrupt Request Input (use 10k put INEMR* O Memory Read Inactive or tri-state INCM* O Memory Write Inactive or tri-state INCM* Inactive or tri-state INCM* O Memory Write Inactive or tri-state INCM* O Memory Write Inactive or tri-state INCM* O Memory Write Inactive or tri-state INCM*	te 1E/0 te 1E/0 llup) te 1E/0	1
IOCHCK* I I/O Channel Check Input IOCHRDY I I/O Channel Ready Input IOR* O I/O Read Inactive or tri-stat IOW* O I/O Write Inactive or tri-stat IRQ2-7 I Interrupt Request Input (use 10k put MEMR* O Memory Read Inactive or tri-stat MEMW* O Memory Write Inactive or tri-stat	te 1E/0 te 1E/0 Ilup) te 1E/0	1
IOCHRDY I I/O Channel Ready Input IOR* O I/O Read Inactive or tri-state IOW* O I/O Write Inactive or tri-state IRQ2-7 I Interrupt Request Input (use 10k put MEMR* O Memory Read Inactive or tri-state MEMW* O Memory Write Inactive or tri-state	te 1E/0 Ilup) te 1E/0	1
IOR* O I/O Read Inactive or tri-state IOW* O I/O Write Inactive or tri-state IRQ2-7 I Interrupt Request Input (use 10k put MEMR* O Memory Read Inactive or tri-state MEMW* O Memory Write Inactive or tri-state	te 1E/0 Ilup) te 1E/0	1
IOW* O I/O Write Inactive or tri-stat IRQ2-7 I Interrupt Request Input (use 10k pu MEMR* O Memory Read Inactive or tri-stat MEMW* O Memory Write Inactive or tri-stat	te 1E/0 Ilup) te 1E/0	1
IRQ2-7 I Interrupt Request Input (use 10k put MEMR* O Memory Read Inactive or tri-stat MEMW* O Memory Write Inactive or tri-stat	llup) te. IE/O	_
MEMR* O Memory Read Inactive or tri-star MEMW* O Memory Write Inactive or tri-star	te. IE/O	
MEMW* O Memory Write Inactive or tri-sta		
	1E/0	1
TC O Terminal Count Inactive or tri-sta	لائتنا سد	1
	te 04/0	1
Clocks CLK O XT bus clock Inactive or tri-star	te 04/0	
CLK14 I Timer channels clock Input (drive low)	• •	
CLK32K I SuperState R time-of-day clock Input (always act	ive)	
CPUCLK I Processor clock Input (drive Iow)		
UARTCLK I UART clock Input (drive low)		
Memory Interface CS10-11* O High byte/low byte select Inactive or tri-star	te 1E/3	2
CS20-22* O Bank select Inactive or tri-sta	**	2
OE0-1* O Outout Enable Inactive or tri-sta	·	2
WEO-1* O Write Enable Inactive or tri-sta		2
ROMCS* O ROM Chip Select Tri-state		-
Graphics Controller DOT3:0 O Display data output Low or tri-state	0E/0	3
DOTCLOCK O Dot Clock Stopped or tri-state	, -	3,4
GRA14:0 O Graphics Address Low or tri-state	0E/0	3
GRACS* O Graphics Chip Select Inactive or tri-stat		3
GRAOE* O Graphics Output Enable Inactive or tri-stat		3
GRAWE* O Graphics Write Enable Inactive or tri-stat		3
GRD7:0 O Graphics White Enable Inactive of in-state	0E/0	3
HS/LP O Hor. Sync/Latch Pulse Stopped or tri-state	•	3,5
VS/FLM O Ver. Sync/First Line Marker Stopped or tri-stal		ر, د 3,5
		-,-
KBDATA* I/O Keyboard Data Input		

Signal Names (continued)

Function	Symbol	Туро	Description	State During Suspend Mode	CREG /bit	Notes
PCMCIA 1.0	MCBAT1-2	I	Memory Card Battery	Input		
Memory Card	MCCD1-2*	I	Memory Card Detect	Input		
Interface	MCCE2*	0	Memory Card Chip Select High	Inactive or tri-state	1E/1,2	1
	MCCE1*	0	Memory Card Chip Select Low	Inactive or tri-state	1E/1,2	1
	MCRDY	I	Memory Card Ready	Input		
	REFRESH*	, 0	Card Refresh	Inactive or tri-state	1E/3	2
Programmable Pins	CARDB	0	Card B pin	Stays as last set		6
•	PS1-4	I/O	Programmable Pins	Stays as last set		6
Power Control	OSCPW	0	Power to Oscillator	Low		
	PWRUP	I	Power Up	Input		
UART	CD*	I	Carrier Detect	Input	· · · · · · · · · · · · · · · · · · ·	
	CIS*	ľ	Clear To Send	Input		
	DSR*	I	Data Set Ready	Input		
	DTR*	0	Data Terminal Ready	Active or tri-state	0F/0	1,4
	RI*	1	Ring Indicator	Input		
	RTS*	0	Ready To Send	Active or tri-state	0F/0	1,4
	Rx	I	Receive Data	Input		- -
	Tx	0	Transmit Data	Active or tri-state	0F/0	1,4
Miscellaneous	SPKR	0	Speaker data	Tri-state		
	RESET	ĭ	Chip Reset	Input	•	-
•	FLOAT*	. I	Float all pins	Input		
	VCC		Power to core of chip			
•	VCCPAD	-	Power to pad ring of chip	_		
	GND	_	Ground	-		

I Should be left in inactive state; set as tri-state only if connected to powered-down device

The following list describes all of the pin signals and is arranged in alphabetical order by signal name. An asterisk (*) indicates that the signal is active when low.

The signal direction input (I), output (O), or bidirectional (I/O) is also noted.

ADR25:0 Address Bus (O) - provides system addresses for linear addressing

on any byte boundary.

AEN Address Enable (O) - indicates that the currently active memory

and I/O cycles are part of a DMA cycle. It will not be driven if the

XT bus is disabled (CREG 04).

² Tri-state only if memory is powered off during suspend mode

³ Should always be tri-state during suspend

⁴ State depends on programming of signal polarity

⁵ If stopped, state depends on phase in which clock was stopped

⁶ Do not tri-state during suspend mode without external pull-up or pull-down resistors

LE	Address Latch Enable (O) - indicates that a valid address is available on the system address bus. It will not be driven if the XT bus is disabled (CREG 04).
CARDB	Card B (I/O) - programmed through CREG 90h. Usually used to indicate that the current PCMCIA address refers to the second of two memory card slots.
LK	Clock (O) - XT bus clock. It will not be driven if the XT bus is disabled (CREG 04).
CD*	Carrier Detect (I) - TTL-level input to UART.
CLK14	Clock 14 (I) - 14.31818MHz input clock used by the timer channels. Should have a $50\% \pm 10\%$ duty cycle.
CLK32K	Clock 32K (I) - 32767Hz input for the clock used by the internal clock logic. This clock must continue to run when the chip is in standby mode or the time of day will be lost.
CPUCLK	CPU Clock (I) - processor clock input that also sets memory timings.
CS10-11*	RAM Chip Select (O) - CS10* selects the low byte and CS11* selects the high byte. Also function as CAS* for DRAM accesses.
CS20-22*	RAM Bank Select (O) - CS20* selects bank 0, CS21* selects bank 1, and CS22* selects bank 2. The active low sense can be changed to active high through CREG 0D.
CTS*	Clear To Send (I) - TTL-level input to UART.
DACK0-3*	DMA Acknowledge (O) - response to corresponding DRQ1-3 signal (DACK0* indicates that refresh is active). These will not be driven if the XT bus is disabled (CREG 04).
OOT3:0	Display Data (O) - used as output to both CRTs and LCD panels.
OTCLOCK	Dot Clock (O) - output to LCD panels.
DRQ1-3	DMA Request (I) - receive DMA requests from external peripherals. Ignored if the XT bus is disabled (CREG 04).
DSR*	Data Set Ready (I) - TTL-level input to UART.
TR*	Data Terminal Ready (O) - TTL-level output from UART.
LOAT*	Float Outputs (I) - commands chip to tri-state all its outputs for testing purposes.
GND	Ground for the chip.
GRA14:0	Graphics Address (O) - address bus to graphics SRAM.
3KA14:U	Graphics Address (O) - address bus to graphics SRAM.

GRACS*	Graphics Chip Select (O) - chip select to graphics SRAM.
GRAOE*	Graphics Output Enable (O) - output enable to graphics SRAM.
GRAWE*	Graphics Write Enable (O) - write enable to graphics SRAM.
GRD7:0	Graphics Data (O) - data bus to graphics SRAM.
HS/LP	Horizontal Sync / Latch Pulse (O) - horizontal synchronization signal to CRT when in CRT mode, latch pulse signal when in LCD mode.
IOCHCK*	I/O Channel Check (I) - input from XT bus that can trigger an NMI. Ignored if the XT bus is disabled (CREG 04).
IOCHRDY	I/O Channel Ready (I) - pulled inactive (low) by slow devices on the XT bus to lengthen a memory or I/O cycle.
IOR*	I/O Read (O) - indicates that the current cycle is an I/O read cycle It will not be driven if the XT bus is disabled (CREG 04).
IOW*	I/O Write (O) - indicates that the current cycle is an I/O write cycle. It will not be driven if the XT bus is disabled (CREG 04).
IRQ2-7	Interrupt Request (I) - receive interrupt requests from external peripherals. Ignored if the XT bus is disabled (CREG 04).
KBCLK*	Keyboard Clock (I/O) - receives clock pulses from the keyboard when the keyboard sends data. It can be pulled low (Control Port B) to inhibit keyboard transmission.
KBDATA*	Keyboard Data (I/O) - receives serial data from the keyboard.
MCBAT1-2	Memory Card Battery (I) - indicate the status of the battery on PCMCIA memory cards. Can be read at SDATA 0A. PCMCIA name BVD1-2.
MCCD1-2*	Memory Card Detect (I) - both pulled low by the PCMCIA memory card to indicate that the card is properly inserted. PCMCIA name CD1-2.
MCCE2*	Memory Card Select High (O) - enables the high (odd) bytes for I/O on the data bus. PCMCIA name CE2.
MCCE1*	Memory Card Select Low (O) - enables the low (even) bytes for I/O on the data bus. PCMCIA name CE1.
MCRDY	Memory Card Ready (I) - indicates whether the memory card circuits are busy. PCMCIA name RDY/BSY.
MEMR*	Memory Read (O) - indicates that the current XT bus cycle is a memory read. It will not be driven if the XT bus is disabled (CREG 04).

F8680 PC/CHIP

Signal Description

ME	EMW*	Memory Write (O) - indicates that the current XT bus cycle is a memory write. It will not be driven if the XT bus is disabled (CREG 04).
OE	0-1*	Output Enables (O) - indicate to the low (OE0*) and high (OE1*) bytes of the currently selected RAM bank whether they should enable data from memory onto the RD bus.
PS	1-4	Programmable Pins (I/O) - can be used for a wide variety of functions according to their programming through CREGs 80-8F.
OS	CPW	Power Oscillator (O) - provides sequenced power to the CPU oscillators.
PW	/RUP	Power Up (I) - indicates that the power control state machine should power-up/power-down the system according to the programming in CREG 1C.
RE	015:0	Data (I/O) - connected to system memory. RD7:0 also serve as the XT data bus.
RE	ESET	Reset (I) - system reset input, synchronized with CPUCLK inside the chip. It must remain high for at least three CLK32K clock cycles.
RE	FRESH*	Refresh (O) - indicates when pseudo-SRAM should perform a refresh operation.
RI	*	Ring Indicator (I) - TTL-level input to UART.
RC	DMCS*	ROM Chip Select (O) - activates the ROM for accesses to the BIOS (when not shadowed in RAM). It will not be driven if the XT bus is disabled (CREG 04).
RT	ſS*	Ready To Send (O) - TTL-level output from the UART.
Rx	:	Receive Data (I) - TTL-level serial data input to the UART.
SP	KR	Speaker (O) - timer channel output to an external speaker. The drive is a 4mA CMOS driver, and external conditioning may be required to match the selected sounding device.
TC		Terminal Count (O) - indicates that the current DMA transfer is the last byte programmed for transfer. TC is not generated when DACK0* is active. It will not be driven if the XT bus is disabled (CREG 04).
Tx		Transmit Data (O) - TTL-level serial data output from the UART.
ŪΑ	ARTCLK	UART Clock (I) - 1.8432MHz input clock for the UART.

VCC	Power to the core of the chip. This input can supply the core processor at lower voltage (nominal 3.3V) than the remaining chip circuits to save power, if desired. Otherwise it is tied to VCCPAD.
VCCPAD	Power to all chip circuits except the core processor of the chip.
VS/FLM	Vertical Sync / First Line Marker (O) - vertical synchronization signal to CRT when in CRT mode, first line indicator signal when in LCD mode.
WE0-1*	Write Enables (O) - indicate to the low (WE0*) and high (WE1*) bytes of the currently selected RAM bank whether they should write the data on the RD bus to memory.

Functional Description

The principal components of the F8680 architecture include:

- · Fully static CMOS microprocessor
- · SuperState R logic
- XT subsystem
- Memory controller/memory manager
- · Graphics controller
- · UART.

Refer to the system block diagram, Figure 1, for a graphic representation and to the paragraphs following the block diagram for a description of these systems.

Central Processor

The F8680 microprocessor, a Chips and Technologies, Inc. innovation, is fully compatible with the 8086 processor but executes faster. It has the instruction set of an 8086 processor but performs like an 80286. In addition the processor provides:

- · Full 26-bit address bus
- · 24-bit internal registers
- · New SuperState R operating mode and instruction set
- Microcode link to new Virtual I/O mechanism
- Microcode link to new Virtual Interrupts mechanism.

SuperState R Logic

The SuperState R operating environment of the CPU is separate from the normal operating environment of DOS and the BIOS. The SuperState R logic provides the mechanism for entering SuperState R mode. The switch can occur when:

- The chip is reset (always).
- A hardware or software interrupt is set to be intercepted (Virtual Interrupts feature).
- An IN or OUT instruction has executed and a device on the I/O bus must be emulated or monitored (Virtual I/O feature).
- · A specified period of time elapses.
- · A DMA channel must be set up or auto-initialized.

- · An external request made on one of the programmable pins must be serviced.
- The PWRUP input changes state.
- · An invalid opcode is encountered (always).
- A segment register is loaded.

The SuperState R logic involves the programmable pins, power control logic, configuration space, performance control feature, Virtual I/O feature, and Virtual Interrupts feature, as described in the following paragraphs.

Configuration Space

SuperState R mode provides the means of setting system configuration parameters, using a new CPU instruction. Applications cannot modify this information with any I/O or memory instruction.

Performance Control

The performance control feature allows the amount of time the CPU waits between executing instructions to be set anywhere from no delay to 128 cycles. Since RAM will be inactive during this time, performance control realizes a significant reduction in power consumption while allowing the CPU to remain active.

Virtual I/O Feature

The Virtual I/O feature, which is implemented as part of the SuperState R logic, allows I/O operations to every port to be monitored, redirected, emulated, or suppressed as needed. The Virtual I/O feature can be used to emulate the operation of a device that is not actually present.

Virtual Interrupts Feature

The Virtual Interrupts feature allows the SuperState R logic to trap any system interrupt, whether caused by a hardware IRQ or by a software INT instruction. SuperState R code can examine the interrupt before any TSR programs or interrupt handlers see the interrupt. Once trapped, the SuperState R code can either substitute register values and pass the call back for normal interrupt handling or emulate the interrupt handler itself and bypass the normal mechanism.

Power Control Subsystem

The F8680 chip provides many hardware and software features that allow design of an effective yet unobtrusive power management mechanism. The most basic level of management involves only two chip modes:

- The F8680 chip is in *active mode* when it is powered and its state machines for timing are running.
- The F8680 chip is in suspend mode when a programmed power-down has
 occurred. The core logic is powered but only the 32kHz clock is running. The
 chip continues to keep time and maintain configuration parameters while in
 suspend mode.

Power must be maintained to the F8680 chip at all times. When the terms "power on," "power up," and "power down" are used in this document, they do not refer to the actual application of power to and removal of power from the F8680 chip. Rather, these terms refer to the transition between active mode and suspend mode.

Power Planes. The internal logic of the chip is supplied on two totally separate power planes.

- The core power plane (pins VCC) supplies power to the core processor logic, the 32kHz time-of-day count clock logic, and the power-up comparator logic. Core power must always be present. When the chip is in suspend mode, core power consumption is extremely low (refer the the "DC Characteristics" section of this document for the exact value).
- The pad power plane (pins VCCPAD) supplies power to the chip I/O interface. All data and command lines are powered on the pad power plane. Pad power can be removed when the chip is in suspend mode, if desired, but doing so does not save power: when the chip is in suspend mode, pad power consumption drops to zero. Pad power cannot be controlled by OSCPW because the OSCPW logic is powered by the VCCPAD plane.

The core power plane can be supplied by 3.3V instead of 5V if desired to reduce power consumption. However, the setup time for accessing system memory will increase.

A system design should leave power connected to the F8680 chip VCC pins and to the 32kHz clock generation logic at all times. This arrangement is sufficient to keep all configuration information active in the F8680 chip and maintain the time-of-day count.

The PWRUP input commands the power-up of the F8680 chip into active mode and power-down into suspend mode. Power-up or power-down can be commanded through either a pulse or a steady signal sense. Pad power (VCCPAD pins) must be supplied for PWRUP to be sensed.

Power-On Clock Comparator. Power-up can be commanded through the clock comparator register of the F8680 chip. When in suspend mode, power will be restored when the time in the power control comparator matches the time-of-day count value. Operation will resume regardless of the PWRUP input signal level. CREGs 18h through 1B comprise the 32-bit comparator register. If the F8680 chip is already active when the time-of-day reaches the comparator value, the comparator will have no effect. Refer to the F8680 PC/CHIP Programmer's Reference Manual for details of this comparator.

Power Control State Machine. The power control state machine can be instructed to remove power from the oscillators through the POFF bit at CREG 1C. When POFF is set to 1, the power control state machine will begin to sequence the F8680 chip into suspend mode. Refer to the F8680 PC/CHIP Programmer's Reference Manual for programming details. The power control sequencing operates as follows.

- Upon receiving a power-up request (initiated by either the PWRUP input or the
 power control comparator), the power control state machine sets the OSCPW
 output active within 0.5s. It then enables the various timing state machines in the
 F8680 chip 0.5s after setting OSCPW active.
- Upon receiving a software-commanded power-down request (the only kind possible), the power control state machine disables the various timing state machines within 0.5s. It then sets the OSCPW output inactive 0.5s after disabling the timing state machines.

Therefore, power-up and power-down sequences always require at least 0.5s, but always less than 1.0s, to execute.

Connections to the PWRUP Input. The power-up pin PWRUP indicates when the F8680 chip should exit suspend mode and begin normal operation. Once the F8680 chip is operational, the PWRUP signal can be used to initiate a power-down into suspend mode.

Note: PWRUP by itself cannot cause a power-down; it can only request a power-down. Software must command a power-down. However, PWRUP can be programmed to cause a switch to SuperState R mode, which in turn can power down the F8680 chip.

Two choices are available when incorporating the power switch into a system design: a toggle switch or a momentary switch. The SuperState R configuration register at CREG 1C provides a bit to select whether a high or a low signal on PWRUP will cause a switch to SuperState R mode. The programming of this register will depend on the choice of power-up switch.

If an SPDT toggle switch is connected, the PWRUP input is pulled to logic ground to turn the system off, and is pulled up to VCC to activate the F8680 chip. Software that recognizes a low signal at PWRUP as a power-down request must be provided.

If a momentary switch is connected, it pulls PWRUP to VCC to activate the F8680 chip. A pull-down resistor allows PWRUP to go back to logic ground as soon as the momentary switch is released. Software that recognizes a high pulse at PWRUP as a power-down request must be provided.

Programmable Pins

The chip provides five pins with programmable functions. These pins can be used for such functions as programmable chip selects, clock outputs, and status monitoring inputs.

The programmable pins can be used in a variety of ways. Software control makes these pins extremely flexible and easy to incorporate in any design. The pins can operate as either inputs or outputs and can source/sink 4mA minimum (refer to the "DC Characteristics" section for specific values) when used as outputs. Table 3 lists the specific functions available through the programmable pins.

Table 3. Programmable Pin Functions

Function	Туре	Available on:				
		PS1	PS2	PS3	PS4	CARDB
CLK32	0	x	x	x	x	x
CLK1/16	0	x	x	x	x	x
CLK1/32	0	x	x	x	x	x
PCS	0	x	X	. x	x	
FR0	O	x	x			
512Hz	0	X.				
256Hz	0		x			
16384Hz	0			x		
8192Hz	0				X	
IFACTIVE	0		x	x	x	
CLKCANRUN	0			x		
FLAG9	0			×	x	
ACDCLK	O		x	x	x	
ICMPLT	0			x		
CLKCANRUN	0			x	x	
EXTSS	I	x	x	x	x	
DOTCLK	I				x	

where:	CLK32	32kHz Clock - PS1-PS4 and CARDB can provide a 32kHz clock pulse.
	CLK1/16	1/16 32kHz Clock - PS1-PS4 and CARDB can provide a clock with a positive pulse that occurs once every sixteen 32kHz clock cycles. The programmable pin stays high only for the duration of one phase (1/2 clock period) of the 32kHz clock.
	CLK1/32	1/32 32kHz Clock - PS1-PS4 and CARDB can provide a clock with a positive pulse that occurs once every thirty-two 32kHz clock cycles. The programmable pin stays high only for the duration of one phase (1/2 clock period) of the 32kHz clock.
	PCS	Programmable Chip Select - PS1-PS4 can decode I/O reads and/or writes at any I/O address or range of addresses.
	FR0	Frame Rate 0 - PS1-PS2 can provide the vertical interval signal divided by 2.
	256Hz 512Hz 8192Hz 16384Hz	These frequencies can be output on PS2, PS1, PS4, and PS3 respectively.
	IFACTIVE	Instruction Fetch Active - PS2-PS4 can indicate whether the current memory request is for instruction data.
	ICMPLT	Instruction Complete - PS3 can output a pulse at the end of each instruction executed. This signal can be counted to indicate true MIPS. PS3 stays high only for the duration of one phase (1/2 clock period) of the CPU clock.
	FLAG9	Flag bit 9 - PS3-PS4 can indicate whether maskable interrupts are enabled.
	ACDCLK	AC Drive Clock - PS2-PS4 can output a square wave with a 50 percent duty cycle and a programmable period for use with LCD panels.
	CLKCANRUN	Clock Can Run - PS4 can indicate whether the power control state machine has completed the power-up sequence and instruction execution is allowed.
	EXTSS	External SuperState R Switch - PS1-PS4 can be used as inputs to trigger a switch to SuperState R mode.
	DOTCLK	Dot Clock - PS4 can be used to input a non-standard dot clock frequency for the graphics controller.

Programming Simultaneous Input and Output. If a pin is programmed to input an external SuperState R switch request, it can be simultaneously used for output. For example, selecting a 256Hz output on PS2 and programming PS2 for SuperState R input at the same time would result in a periodic switch to SuperState R mode (like the timer tics provide). However, PS2 should not be driven by external circuitry in this configuration.

XT Subsystem

The F8680 chip logic supports the functions of the following components found in the standard XT subsystem:

- · Interrupt controller
- · Direct memory access (DMA) controller
- Timer
- · Keyboard interface
- · External XT bus.

For the most part, the XT subsystem is implemented in hardware.

For performance of the functions available in an XT environment, the interrupt controller is functionally equivalent to the 8259A component, and the timer to the 8254 component.

The F8680 microchip implements the functions normally associated with the 8237 DMA Controller through a combination of hardware, CPU microcode, and software.

The keyboard interface and associated circuitry is compatible with that of the XT, including read access to the XT configuration switch settings. These switch settings are programmed through a configuration register.

Table 4 shows the system I/O address space occupied by the F8680 chip.

Table 4. XT-Compatible I/O Port Assignment

Range	IOR* Cycle Internal/External	IOW* Cycle Internal/External	Usage
000-01F	Internal	Internal	DMA Controller
020-03F	Internal	Internal	Interrupt Controller
040-05F	Internal	Internal	Timer
060, 064, 068, 06C, 070, 074, 078, 07C	Internal	External	Keyboard Data Port
061, 065, 069, 06D, 071, 075, 079, 07D	Internal	Internal	Control Port B
062, 066, 06A, 06E, 072, 076, 07A, 07E	Internal	External	Status Port C
063, 067, 06B, 06F, 073, 077, 07B, 07F	External	External	Not used by the F8680 chip
080-09F	External	External	DMA Page Registers
0A0-2F7	External	External	Not used by the F8680 chip
2F8-2FF	Internal + External	Internal + External	If UART enabled and set as COM2
	External	External	If UART disabled or set as COM1
300-3CF	External	External	Not used by the F8680 chip
3D0-3DF	External	External	If on-board CGA disabled
	Internal	Internal	On-board CGA enabled
3E0-3F7	External	External	Not used by the F8680 chip
3F8-3FF	Internal + External	Internal + External	If UART enabled and set as COMI
	External	External	If UART disabled or set as COM2

UART

A Universal Asunchronous Receiver/Transmitter, compatible with the National® NS16C450 asynchronous communications element, is provided for serial communications. The device can be assigned to respond as either COM1 or COM2, or it can be disabled.

Memory Subsystem

The F8680 single-chip PC provides an extremely versatile memory management and control system, as described in the following paragraphs.

Memory Management

The memory manager maps CPU addresses to physical RAM in 32kB or 64kB segments. Once mapped, segments can be bank-switched for implementation of EMS memory and a PCMCIA memory card interface. The maximum local system memory that is directly managed is 4MB. A total of 32MB memory can be addressed through the 26-bit address bus ADR25:0 (the 32MB indicated when ADR25=1 is addressable only as PCMCIA memory).

The system memory usage is shown in Table 5.

Table 5. System Memory Usage

Memory Range	Size (kB)	Usage	
0F0000-0FFFFF	64	BIOS ROM (can be shadowed)	
0E0000-0EFFFF	64	Often used for PCMCIA memory card access or ROM applications	
0DC000-0DFFFF	16	Often used for EMS memory page frames	
0D8000-0DBFFF	16	· · · · · · · · · · · · · · · · · · ·	
0D4000-0D7FFF	16		
0D0000-0D3FFF	16	,	
0C0000-0CFFFF	64	Often used for ROM applications or PCMCIA memory card access	
OB8000-OBFFFF	32	CGA graphics memory	
0A0000-0B7FFF	96	Often used for alternate video controller	
000000-09FFFF	640	MS-DOS and applications	

Memory Controller

The memory controller of the F8680 chip supports most of the commonly used memory types. The controller provides chip-select decoding for up to three banks of memory. External address decoding must be provided for any additional banks. Each bank can be any one of the following types:

- 256k x 1, 256k x 4, 512k x 8, 1M x 1, 1M x 4, and 4M x I DRAM
- Any type of SRAM or PSRAM (such as 32k x 8, 128k x 8, and 512k x 8)
- · PCMCIA memory card
- ROM
- · Memory on the XT bus.

The three types can be mixed in any way. The best choices are DRAM, SRAM/PSRAM, and PCMCIA memory, all of which provide good performance when configured for word (16-bit) access. DRAM page mode is supported with both byte and word requests. The controller provides all timing and control signals to allow direct support for up to three banks of 8-bit or 16-bit memory. Both 8-bit and 16-bit banks can be used in the same system.

Connecting the memory is generally very routine and predictable. The only decisions to make on the hardware side are the memory type and capacity. All mapping and configuration choices are made through software. The memory configuration worksheet provided in the "Memory" chapter of the F8680 PCICHIP Programmer's Reference Manual simplifies the programming calculations needed for mapping memory into the system address space.

Memory Operational Theory

This section provides only a brief summary of the concepts involved in system memory mapping. For a more detailed explanation, refer to the F8680 PC/CHIP Programmer's Reference Manual.

The memory manager provides independent bank switching and memory mapping mechanisms to deal with the translation from logical CPU addresses to physical addresses in RAM. The bank switching mechanism takes linear CPU addresses that fall in the B0000 to FFFFF range and moves them so that the effective logical address can fall anywhere in the 64MB address space of the F8680 chip. The memory mapping mechanism takes the logical address, after any possible shifting by the bank switching mechanism, and maps it on a block-by-block basis to available space in physical RAM. Either 32kB or 64kB blocks can be selected.

Bank Switching Logic. Figure 3 illustrates the bank switching logic used in the system. The logic first decodes address bits A19:16 from the CPU. If the address is in the B0000 to FFFFF range, the decoder signals the multiplexer to use the contents of one of the nine Bank Switch Registers instead of the upper bits of the address from the CPU.


The decoder selects the Bank Switch Register whose contents will substitute the upper address bits from the CPU according to the nine subranges listed in Table 6. Address bits A15:14 may or may not be substituted by the Bank Switch Register address bits, depending on the size of the subrange decoded.

Table 6. Bank Switch Register Ranges

Bank Switch Register	Corresponding Subrange		
0	B0000-B7FFF		
1	B8000-BFFFF		
2	C0000-CFFFF		
3	D0000-D3FFF		
4	D4000-D7FFF		
5	D8000-DBFFF		
6	DC000-DFFFF		
7	E0000-EFFFF		
8	F0000-FFFFF		

The multiplexer passes on the substituted address bits only when enabled by the EMB bit in CREG 0C. The resulting 26-bit address A25:0 is passed on to the memory mapping logic. Note that bank switching is disabled on power-up.

Figure 3. Bank Switching Logic




Note: A23:0 from the CPU address logic comes after Gate A20.

Memory Mapping Logic. Figure 4 illustrates the logic used to map the logical addresses from the bank switch mechanism to locations in physical RAM. The upper address bits A25:15 are decoded to select one of 34 address ranges. The USE64 bit in CREG OD selects the decoding method. If USE64=0, each of the first thirty-two 32kB blocks of logical addresses corresponds to a separate mapping register, with the next two 512kB blocks each corresponding to a mapping register. If USE64=1, each of the first thirty-two 64kB blocks of logical addresses corresponds to a separate mapping register, with the next two 1MB blocks each corresponding to a mapping register.

Unlike the Bank Switch Registers, the Memory Mapping Registers do not contain replacements for the logical address bits from the CPU. The mapping registers simply select the physical bank of RAM to which the logical address should be directed. However, the registers do provide mapping bits. These bits serve to shift the address up or down in multiples of 128kB within the physical RAM bank, allowing "lost" RAM (such as RAM whose address would overlap the display SRAM address range) to be utilized elsewhere.

Each Memory Mapping Register selects one of four Bank Select Registers, which in turn activates the control signals for the selected bank of RAM. If the CPU generates an address outside the range of the 34 Memory Mapping Registers, the logic automatically selects a fifth Bank Select Register reserved for this purpose. No mapping bits are provided for out-of-range accesses.

Figure 4. Memory Mapping Logic



How to Approach Memory Design

The memory controller handles three banks of RAM, providing the bank select signals CS20, CS21, and CS22 to activate banks 0, 1, and 2, respectively (see Figure 4). Additional banks can be used, but the F8680 chip provides no additional bank select signals and external decoding logic would be needed.

The memory controller is programmed through CREG locations for each bank according to the following parameters: memory cycle type (DRAM, SRAM, XT bus, or PCMCIA); bank width (one or two bytes); address multiplexing (for DRAM only); and required ROMCS line status (active/inactive) for that bank.

DRAM, SRAM, or PSRAM can be used, and all three can be mixed. Different RAM types cannot be mixed within the same bank, but different size devices of the same type can be. A PC/CHIP Application Note is available that describes an interesting application where RAMs of different sizes and widths are used to optimize performance in a certain addressing range.

Refer to the following sections for basic examples of the connections required to interface each type of memory to a bank. Then refer to the F8680 PC/CHIP Programmer's Reference Manual to determine the most effective way to utilize the RAM for a given hardware design.

Note: When the graphics subsystem is enabled, all accesses at segment 0B800 are considered graphics cycles and are automatically forwarded to the graphics controller.

DRAM

DRAM provides efficient, high-performance, low-cost memory space. There are drawbacks, however. For example, DRAM consumes a lot of power when compared to SRAM. Special features of the F8680 chip, such as page mode operation, slow refresh, and performance control, help to lessen the impact of this power consumption. However, a mix of DRAM, SRAM, and PCMCIA memory may yield a more efficient design.

Signals. Table 7 lists the pin assignments and signals provided for the DRAM interface. Refer to the "Signal Description" section of this manual for signal descriptions.

Table 7. Pin Assignments - DRAM Interface Signals

Address Bus		Data Bus	Data Bus		Bus
Pin	Signal	Pin	Signal	Pin	Signal
52	ADRO	60	RD0	69	CS10*
50	_ADR1	61	RD1	86	CS11*
47	ADR2	62	RD2	73	CS20*
45	ADR3	63	RD3	74	CS21*
43	ADR4	64	RD4	75	CS22*
40	ADR5	66	RD5	. 70	OE0*
38	ADR6	67	RD6	87	OE1*
36	ADR7	68	RD7	71	WE0*
34	ADR8	77	RD8	88	WEI*
32	ADR9	78	RD9		
29	ADR10	79	RD10	ļ	
27	ADR11	80	RD11	ļ	
		81	RD12		
		83	RD13		
		84	RD14	1	
		85	RD15	[

Memory Address Multiplexing. The MEM bits and the WID bit of the Bank Select Registers select the type of address multiplexing that will be performed during DRAM cycles. Refer to the F8680 PC/CHIP Programmer's Reference Manual for Bank Select Register programming details.

Connect one-byte-wide RAM to the address bus starting with bit 0, and two-bytes-wide RAM starting with bit 1. The address bits are multiplexed according to Table 8. Address bits above bit 11 are not changed during a DRAM cycle. These bits can be decoded with external chip select decode logic if it is necessary to support more than three banks of memory and no more CS2x lines are available.

Table 8. Address Multiplexing

Period	MEM Bits	WID Bit	ADI	ADR25:0 bit										
			11	10	9	8	7	6	5	4	3	2	1	0
T1/RAS	00 256kx1	0	20	19	18	17	16	15	14	13	12	11	10	9
	01 1Mx1	0	×	19	18	17	16	15	14	13	12	11	10	19
	10 4Mx1	0	x	19	18	17	16	15	14	13	12	11	20	21
	00 256kx2	1	x	×	18	17	16	15	14	13	12	11	10	x
	01 1Mx2	1	x	19	18	17	16	15	14	13	12	11	20	x
	10 4Mx2	1	20	19	18	17	16	15	14	13	12	21	22	x
T2/CAS		<u> </u>	11	10	9	8	7	6	5	4	3	2	1	0


Refresh. The F8680 chip generates the periodic refresh necessary to keep DRAM contents alive. The refresh timing is set by programming timer channel 1 just as it would be for the XT. The banks to receive refresh are programmed through CREG 16h; this CREG also provides a setting for 512k x 8 DRAM refresh on the OE0-1* lines. Refer to "Refresh" in Chapter 5 of the F8680 PC/CHIP Programmer's Reference Manual for details on refresh.

The memory controller provides a CAS before RAS type of refresh: the controller activates the CS1x line (CAS) first, and follows this by activating the CS2x (RAS) line. This method reduces the power required to perform refresh when compared to a RAS-only refresh.

Interface to All Common Types. Figures 5 through 7 illustrate the connections necessary to interface each type of DRAM to the F8680 chip.

Figure 5 shows the connections to a bank of DRAM made up of 4-bit devices (256k x 4 or 1M x 4 DRAM).


Figure 5. Interface to 4-bit DRAM



- 1. Use limiting resistors in connections to DRAM; 33 ohm resistors are recommended.
- 2. The polarity of the CS2x lines is programmable.

Figure 6 shows the connections to a bank of DRAM made up of 8-bit devices (512k x 8 DRAM).


Figure 6. Interface to 8-bit DRAM



- 1. Use limiting resistors in connections to DRAM; 33 ohm resistors are recommended.
- 2. The polarity of the CS2x lines is programmable.

Figure 7 shows the connections to a bank of DRAM made up of 1-bit devices $(256k \times 1, 1M \times 1, or 4M \times 1 DRAM)$.

Figure 7. Interface to I-bit DRAM



- 1. Use limiting resistors in connections to DRAM; 33 ohm resistors are recommended.
- 2. The polarity of the CS2x lines is programmable.
- 3. Connect one each of data bus lines RD15:0 to each 1-bit DRAM.

SRAM/PSRAM

Table 9 lists the pin assignments and signals provided for the SRAM interface. Refer to the "Signal Description" section of this manual for signal descriptions.

Table 9. Pin Assignments - SRAM Interface Signals

Address	Bus	Data Bus	i	Control I	Bus
Pin	Signal	Pin	Signal	Pin	Signal
52	ADR0	60	RD0	73	CS20*
50	ADR1	61	RD1	74	CS21*
47	ADR2	62	RD2	75	CS22*
45	ADR3	63	RD3	70	OE0*
43	ADR4	64	RD4	87	OE1*
40	ADR5	66	RD5	. 76	REFRESH*
38	ADR6	67	RD6	71	WEO*
36	ADR7	68	RD7	88	WE1*
34	ADR8	77	RD8	1	
32	ADR9	78	RD9	i	
29	ADR10	79	RD10		
27	ADR11	80	RD11]	
25	ADR12	81	RD12		
23	ADR13	83	RD13		
21	ADR14	84	RD14		
18	ADR15	85	RD15	1	
16	ADR16			1	
14	ADR17	1			
11	ADR18	}			

Refresh for PSRAM. PSRAM provides its own internal refresh logic, allowing the PSRAM to maintain its contents when the system stops sending REFRESH* pulses. The memory controller provides a refresh signal REFRESH* that is compatible with the internal refresh logic of the PSRAM. CREG 16h bit ERPSR enables PSRAM refresh on the REFRESH* line.


CREG 0B can select the appropriate signal pulse to initiate the internal standby refresh of the PSRAM. In this mode, just before the F8680 chip goes into suspend mode it emits a final REFRESH* pulse of minimum 8µs duration to enable the internal refresh logic of the PSRAM. The PSRAM contents cannot be accessed, but they are maintained. As soon as the F8680 chip leaves suspend mode and begins to send regular REFRESH* pulses, the PSRAM goes active and disables its internal refresh logic.

Interface to All Common Types. Figure 8 illustrates the connections necessary to interface a word-wide bank of SRAM to the F8680 chip. The interface accomodates 32k x 8, 128k x 8, and 512k x 8 devices with the same connections. Only the number of address lines connected varies, as shown in Table 10. To interface a byte-wide bank of SRAM, connect the system address lines ADR18:0 directly to the SRAM address lines A18:0.

Table 10. Address Bus Connections for Various SRAM Device Capacities

System Address	SRAM Address		
	32k x 8	128k x 8	512k x 8
ADR15:1	A14:0	A14:0	A14:0
ADR17:16	n/c	A16:15	A16:15
ADR19:18	n/c	n/c	A18:17

Figure 8. Interface to SRAM



- 1. No limiting resistors are needed in connections to SRAM.
- 2. The polarity of the CS2x lines is programmable.

ROM

The memory controller supports ROM as a device on the XT bus. For this reason, only slow 8-bit accesses can be made to ROM.

BIOS ROM. The most common use of ROM is to provide the system BIOS. After reset the F8680 chip sets its ROMCS* line active and begins executing from bank 0 (BS0), which points to the XT bus by default. Therefore, the BIOS ROM bank will be 8-bits wide. The BIOS ROM contents are usually copied from ROM to system RAM at boot time, a process known as *shadowing* ROM in RAM. Running the BIOS from RAM is much faster, not only because 8-bit ROM devices are usually slow but also because RAM is often configured in a 16-bit bank.

Shadowing ROM in RAM is a decision made in software; it does not impact hardware design. However, the SuperState R code portion of the BIOS must always be RAM-resident. Refer to Chapter 5 of the F8680 PC/CHIP Programmer's Reference Manual for more information on shadowing the BIOS in RAM.

Applications in ROM. A system design might provide application programs in ROM. Generally these programs will be copied as needed from ROM to RAM for execution, then deleted from RAM when their execution is complete. Running applications from ROM is not recommended, as performance is poor.

However, if applications are to be run from ROM, the ROM devices should be arranged as word-wide memory and accessed with PCMCIA cycles, which can be adjusted to meet the timing requirements of the ROM device.


Signals. Table 11 lists the F8680 chip signals provided by the ROM/PROM interface to 8-bit devices. Refer to the "Signal Description" section of this manual for signal descriptions. If connection of the ROM using the PCMCIA interface is desired, refer to the related section in this chapter on the appropriate interface for more signal information.

Table 11. Pin Assignments - ROM/PROM Interface Signals

Address	Bus	Data Bus		Control E	Bus
Pin	Signal	Pin	Signal	Pin	Signal
52	ADR0	60	RD0	48	ROMCS*
50	ADR1	61	RD1	8	MEMW*
47	ADR2	62	RD2	10	MEMR*
45	ADR3	63	RD3	[
43	ADR4	64	RD4	ŀ	
40	ADR5	66	RD5		
38	ADR6	67	RD6		
36	ADR7	68	RD7		
34	ADR8			ļ	
32	ADR9			<u> </u>	
29	ADR10				
27	ADR11			1	
25	ADR12			1	
23	ADR13			1	
21	ADR14				
18	ADR15	İ			
16	ADR16				
14	ADR17				
11	ADR18				
9	ADR19			1	

Interface to 8-bit ROM Banks. Figure 9 illustrates the connections necessary to interface a byte-wide bank of ROM.

Figure 9. Interface to 8-bit ROM



PCMCIA-Standard Interface

The PC Memory Card International Association (PCMCIA) Release 1.0 standard defines a mass-storage memory card in terms of its physical, electrical, and programming interfaces. All RAM cards, ROM cards, flash-type EPROM cards, and silicon disks that adhere to this standard can use the same physical and electrical interfaces. Separate software drivers are usually required for each storage card type.

A description of the full PCMCIA standard is provided in the *PC Card Standard* document available from PCMCIA. Refer to this document for more complete and useful information about the PCMCIA standard.

Signals. The F8680 chip provides control and status lines that conform to PCMCIA guidelines. The PCMCIA signals and their equivalent signal names on the F8680 chip are listed in Table 12.

Table 12. PCMCIA Signal Name Equivalents

Signal Description	PCMCIA Name	F8680 Name
Address Bus	A25:0	ADR24:0 ^{1,2}
Data Bus	D15:0	RD15:0
Card Enable (even bytes)	CE1	MCCE1
Card Enable (odd bytes)	CE2	MCCE2
Attribute Memory Select	REG	ADR23 or PS pin ¹
Output Enable	OE	OE0
Write Enable/Program	WE/PGM	WE0
Ready/Busy	RDY/BSY	MCRDY
Write Protect	₩P	PS pin (input)
Program Voltage	Vpp	PS pin (output)3
Refresh	RFSH	REFRESH
Card Detect	CD1-2	MCCD1-2
Battery Voltage Detect	BVD1-2	MCBAT1-2
Card B Select	 =	CARDB

¹See "Chip Support for PCMCIA" section for suggested use of signals.

²PCMCIA address line A25 is not used.

³The PS pin would gate a power control device to provide programming voltage.

Table 13 lists the pin assignments of the PCMCIA interface signals. Refer to the "Signal Description" section of this manual for signal descriptions.

Table 13. Pin Assignments - PCMCIA Interface Signals

Address	Bus	Data Bus		Control E	Bus
Pin	Signal	Pin	Signat	Pin	Signal
52	ADR0	60	RD0	70	OE0
50	ADRI	61	RD1	71	WEO*
47	ADR2	62	· RD2	76	REFRESH*
45	ADR3	63	RD3	90	MCCE2*
43	ADR4	64	RD4	91	MCCE1*
40	ADR5	66	RD5	92	MCRDY
38	ADR6	67	RD6	93	MCCD1*
36	ADR7	68	RD7	94	MCCD2*
34	ADR8	77	RD8	95	MCBAT1
32	ADR9	78	RD9	96	MCBAT2
29	ADR10	79	RD10	97	CARDB
27	ADR11	80	RD11	152	PS2
25	ADR12	81	RD12	153	_ PS3
23	ADR13	83	RD13		
21	ADR14	84	RD14		
18	ADR15	85	RD15		
16	ADR16				
14	ADR17				
11	ADR18		•		
9	ADR19				
58	ADR20				
57	ADR21				
56	ADR22				
5 5	ADR23	1			
54	ADR24				
53	ADR25				

Chip Support for PCMCIA. The F8680 chip manages a 64MB address space, of which the upper 32MB is reserved for memory card access. Memory cycles in this range are always 8-bit PCMCIA cycles. Low memory can also be used for memory card access. The Bank Select Registers provide for selection of PCMCIA cycles in any bank of low memory. This method might be used to implement a system with no on-board RAM. In this case, the user would have to insert a PCMCIA card containing RAM before using the system. The Bank Select Registers determine whether access will be 8-bit or 16-bit in the low memory range.

The F8680 chip accommodates its 64MB address range through a 26-bit address bus. A25=1 indicates that the address is in the upper 32MB of system memory, the area reserved for memory cards. Bit A24 is often used for controlling the memory card interface instead of for addressing. An F8680 PC/CHIP Application Note is available that describes typical design and system configuration for PCMCIA applications.

Note: If execution directly from a memory card will occur, the system design should include some form of mechanical interlock to prevent accidental removal of the card during execution.

Medium Types. The PCMCIA standard provides for MaskROM, OTPROM, EPROM, EEPROM, Flash-EPROM, and SRAM as supported memory media. These are all defined in versions with 250ns, 200ns, and 150ns access times. 100ns support is also provided, but for SRAM only.

The PCMCIA software driver must initially assume that the slowest card is being used and program the F8680 chip for the longest access time (through CREG13h). The card attribute register space often provides information on the true access speed of the card. Only after reading this information can the access time be shortened. If two card slots are provided, the access speed of the slow card is used.

PCMCIA cards come in a variety of speeds and sizes. When running memory cards in the system, the polarity and timing of signals must be configured according to the card type in use. CREG 13h is used to make these PCMCIA control signal line settings. The memory controller assumes that both cards in a two-card system are the same speed.

CGA-Compatible Graphics Controller

The graphics controller supports both CRT and LCD panel displays with a fully CGA-compatible register set. It supports 80 x 25 and 40 x 25 text modes, as well as 640 pixel 2-color and 320 pixel 4-color graphics modes, at 200 lines of resolution.

When driving a CRT or a color LCD panel, the CGA-compatible graphics controller displays colors. For monochrome panels the processing of the attributes is identical, but the resulting colors are translated to gray levels. Up to 16 levels of gray can be translated.

The Visual Map feature overcomes a problem that arises when monochrome LCD panels are used with text mode applications written for a color display. Many controllers map colors to shades of gray, but colors that are close in intensity are barely distinguishable on a monochrome display. When text mode foreground and background colors are mapped to the same shade of gray, the text disappears.

The Visual Map feature programs each possible foreground and background color combination into a table as a specific combination of shades of gray. Each combination provides contrast that is closer to that of a color display than simple mapping techniques can achieve.


The Visual Map feature works with any application that displays in text mode. No application-specific tables are required.

The F8680 display controller options allows interfacing directly to an LCD panel or CRT. Alternatively, the internal display controller can be disabled and an external high-resolution display subsystem connected instead.

SRAM Interface

To use the internal display controller, a 32k x 8 SRAM rated for 120ns or better access time is required. The connection is straightforward and is illustrated in Figure 10.

Figure 10. Connection of Display SRAM




where:	GRA14:0	Graphics Address (O) - address bus to graphics SRAM.
	GRACS*	Graphics Chip Select (O) - chip select to graphics SRAM.
	GRAOE*	Graphics Output Enable (O) - output enable to graphics SRAM.
	GRAWE*	Graphics Write Enable (O) - write enable to graphics SRAM.
	GRD7:0	Graphics Data (O) - data bus to graphics SRAM.

LCD Panel Interface

The display controller circuit of the F8680 chip provides the signals shown in Figure 11 for connection to a 640 pixel x 200 line LCD panel. These signals operate as indicated only when the F8680 chip is programmed for LCD mode (through CREG 11h).

Figure 11. Display Controller Signals to the LCD Panel



where: DOT3:0 Display Data (O) - pixel output to LCD panels.

DOTCLOCK Dot Clock (O) - output to LCD panels.

HS (LP) Horizontal Sync / Latch Pulse (O) - latch pulse signal when in LCD mode.

VS (FLM) Vertical Sync / First Line Marker (O) - first line indicator signal when in LCD mode.

For panels that require special consideration, the F8680 programmable pins provide two display-related functions: alternative dot clock input and AC drive clock output.

Alternative Dot Clock Input on PS4. An LCD panel that requires a non-standard dot clock rate can be used by providing the appropriate clock input to pin PS4. Note that there is a relationship between the dot clock supplied and the speed of the display SRAM selected: the SRAM access time must be less than twice the period of the dot clock provided, or

$$T_{acc} < (2 \times T_{per}) - margin$$

For the standard 14.31818MHz input, T_{per} is 70ns, with a recommended margin of 20ns, T_{acc} becomes 120ns. If a 20MHz dot clock were chosen, using the same safety margin as above would require 80ns or better SRAM.

The alternative dot clock function is available only on PS4, and is enabled through code similar to the following:

```
LFEAT 8Ch,0 ; disable PS3 for output through CREG 88
LFEAT 11,11001000b ; enable dot clock as PS4, set LCD mode in CREG 11
```

Note that the byte written to CREG 11h must be adjusted according to the other features that are also set through that CREG.

ACDCLK Output Option on PS2. LCD panels use an AC drive clock ("M" clock) signal to control the bias polarity of cells in the panel such that none of the pixel cells is subjected to a non-zero average DC bias. Such a bias would cause vertical lines to appear on the display, and could possibly damage the panel. While many LCD panels provide their own on-board circuitry for generating the panel AC drive clock signal, panels without this circuitry can be accommodated through pin PS2.

The AC drive clock function ACDCLK is available only on PS2 and is programmed through CREG 84h and CRT Controller register index 05 (only when in LCD mode). Code similar to the following can be used to set up ACDCLK operation:

```
LFEAT 11,10001000b ; set LCD mode in CREG 11
LFEAT 84,01011110b ; enable ACDCLK output on PS2 through CREG 84

MOV DX,03D4h ; write CRT controller index
MOV AL,05 ; index 05 counts LPs per ACDCLK

OUT AL,DX

MOV DX,03D5h ; write CRT controller data
MOV AL,value ; how many LPs per ACDCLK2
```

The *value* written depends on the frequency desired at PS2 for use as ACDCLK. The *value* indicates the number of latch pulses (LP) to count before toggling PS2, and should be an odd value because the panel uses an even number of lines. An appropriate *value* can be determined by experimentation for the specific panel in use. The AC drive clock signal produced will always have a 50 percent duty cycle.

As an alternative to using the ACDCLK function, a 256Hz frequency output can be programmed on PS2 and externally latched with the Latch Pulse signal HS(LP) to provide the AC drive clock signal.

Register Programming. Setting up LCD panel operation requires that CREG 0E and CREG 11h be programmed. CREG 0E handles the hardware configuration as follows:

- EDC, DCPH, and DCP enable the dot clock signal out of the F8680 chip on the DOTCLOCK pin, and select signal phase and polarity.
- CP selects the signal polarity of the DOT3:0 pixel lines (to determine whether a positive or a negative image is displayed).
- CHS and CVS select the signal polarity of Latch Pulse signal LP (pin HS/LP) and First Line Marker signal FLM (pin VS/FLM).
- EGOUT enables all display controller output pins, or forces them to ground.
- GENB enables the graphics subsystem, or disables it so that an external display controller can respond instead.


CREG 11h handles system software operational details, so they need not be considered in the hardware design. However, note that CREG 11h holds the DCSEL bit that chooses the source of the dot clock, either the internally generated clock or the optional external dot clock input on PS3. CREG 11h also holds the LCD bit, which must be set before LCD panel operation is possible.

The remaining registers, the CRT Controller registers, are all CGA-compatible in their operation.

CRT Interface

The display controller defaults to operation in CRT mode. Figure 12 shows the signals available for driving a CRT.

Figure 12. Display Controller Signals to the CRT



where: DOT3(I DOT2(I DOT1((DOT0(I	R)
HS	Horizontal Sync (O) - horizontal synchronization signal to CRT when programmed for CRT mode.
VS	Vertical Sync (O) - vertical synchronization signal to CRT when programmed for CRT mode.

DC Electrical Characteristics

The F8680 microchip operates in the 5V $\pm 10\%$ range. Table 14 shows voltage levels and ambient temperature for 5V operation.

Table 14. Operating Conditions

Symbol	Parameter	Min.	Max.	Únit	
Vcc	Supply Voltage	4.5	5.5	V	
TA	Ambient Temperature	0	70	°C	

Table 15 shows input, output, and I/O capacitance values for 5V operation.

Table 15. Capacitance

Symbol	Parameter	Max.	Unit	Note
Cin	Input Capacitance	8	pF	Vcc=5V
Cont	Output Capacitance	8	рF	Vcc = 5V
C _{I/O}	I/O Capacitance	 8	рF	Vcc = 5V .
Tr	Output Transition Time			See Figures 13,14

Figures 13 and 14 show the typical and minimum transition times vs load capacitance with Vcc=5.5V.

Figure 13. Typical Output Transition Time vs Load Capacitance




Figure 14. Minimum Output Transition Time vs Load Capacitance





Table 16 and Figures 15 and 16 summarize the DC characteristics for 5V operation.

Table 16. DC Characteristics at 5V


Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
Vii	Input Low Voltage	-0.3		1.0	v	
Vih	Input High Voltage	Vcc-1.	0	Vcc+0	.3 V	
Vol	Output Low Voltage			0.4	V	All outputs except RD7:0, Iol=8mA
Vot	Output Low Voltage			0.4	V	RD7:0 outputs only, Iol=16mA
Voh	Output High Voltage	2.4		-	. V	l₀b=8mA
Loh	Output Source Current					See Figure 15
L _{o1}	Output Sink Current					See Figure 16
I _{ii}	Input Leakage Current			<u>+</u> 10	μА	Vin=Vcc to 0V
loz	Output Leakage Current		== .	<u>+</u> 10	μΑ	Vout=Vcc to 0V
Lecac	Vcc Supply Current		40		mA	@8MHz
Lccab	Standby Pwr. Supply Current		- 50		μА	32kHz clock only
Iccdc	Quiescent Current		10		μА	No clocks running

Figure 15. Output Source Current vs Output Voltage (@Vcc=4.5V)



Revision 1.1a

Figure 16. Output Sink Current vs Output Voltage (@Vcc=4.5V)



AC Specifications

The AC specifications for the F8680 consist of 12 parameters defining input setup time, input hold time, and output valid delay time. All system timings are a function of these parameters and the input frequency being used to clock the CPU.

The 12 timing parameters are defined in reference to an internal signal known as LatchCLK. The LatchCLK signal is brought out of the chip through the CLK pin (pin 28) when the XT bus is programmed for a bus clock speed of one clock cycle per state (CREG 01 bits 1:0=11).

The functional timing diagrams can be used to determine on which LatchCLK edge the various signals are generated or sampled. This information, along with the input setup time, input hold time, and output delay time data, can be used to perform a systems-level worst-case timing analysis.

Tables 17 through 29 and Figures 17 through 42 summarize the AC characteristics of the F8680 microchip. All timings are in nanoseconds (ns) unless otherwise noted.

Table 17. Timing Symbols Associated with Signal Types

	Symbol	Signals
Output Signal Types	t101, t102	ADR25:0
	t103, t104	IOW*, MEMW*, CS10-11*, CS20-22*, WE0-1*, ROMCS*, GRACS*, GRAWE*, MCCE1-2*
	t105, t106	AEN, ALE, DACK0-3*, IOR*, MEMR*, TC, OE0-1*, REFRESH*
	t107, t108	RD15:0
Input Signal Types	t109, t110	DRQ1-3, IOCHCK*, IOCHRDY, IRQ2-7, MCBAT1-2, MCCD1-2*, MCRDY
	t111, t112	RD15:0

Table 18. Commercial Part Timing Parameters (Vcc=5V±10%, TA=0 to +70 C)

Symbol	Parameter	14MH:	14MHz		8 MHz	
		MIn.	Max.	Min.	Max.	
t101	Address valid from LatchCLK		- +18		+20	
t102	Address invalid from LatchCLK	_	+18	_	+ 18	
t103	CSxx*/WEx* active from LatchCLK	-10	+10	-10	+12	
t104	CSxx*/WEx* inactive from LatchCLK	-10	+6	-10	+6	
t105 .	Output valid from LatchCLK	-10	+10	10	+12	
t106	Output invalid delay from LatchCLK	-10	+6	-10	+6	
t107	Write data valid from LatchCLK		+27	_	+30	
t108	Write data invalid from LatchCLK	-12		12		
t109	Input setup to LatchCLK	+34		+36	_	
t110	Input hold from LatchCLK	-6		- 6	_	
t111	Read data setup to LatchCLK	+34		+36		
t112	Read data hold from LatchCLK	<u>-6</u>		6		

Note: Parameters t107 and t108 track with t103 as follows: t107 - t103 < 25; t103 - t108 < 13.

Table 19. Industrial Part Timing Parameters ($Vcc=5V\pm10\%$, $T_A=-40$ to +85 C)

Parameter	14MH2	14MHz		8 MHz	
	Min.	Max.	Min.	Max.	
Address valid from LatchCLK		+18		+20	
Address invalid from LatchCLK		+18		+18	
CSxx*/WEx* active from LatchCLK	-10	+10	-10	+12	
CSxx*/WEx* inactive from LatchCLK	-10	+6	-10	+6	
Output valid from LatchCLK	-10	+10	-10	+12	
Output invalid delay from LatchCLK	-10	+6	-10	+6	
Write data valid from LatchCLK		+27	_	+30	
Write data invalid from LatchCLK	-12	_	-12	_	
Input setup to LatchCLK	+34		- +36	_	
Input hold from LatchCLK	-6	_	-6		
Read data setup to LatchCLK	+34	_	+36		
Read data hold from LatchCLK	-6	_	- 6		
	Address valid from LatchCLK Address invalid from LatchCLK CSxx*/WEx* active from LatchCLK CSxx*/WEx* inactive from LatchCLK Output valid from LatchCLK Output invalid delay from LatchCLK Write data valid from LatchCLK Write data invalid from LatchCLK Input setup to LatchCLK Input hold from LatchCLK Read data setup to LatchCLK	Min. Address valid from LatchCLK Address invalid from LatchCLK CSxx*/WEx* active from LatchCLK Output valid from LatchCLK Output invalid delay from LatchCLK Write data valid from LatchCLK Write data invalid from LatchCLK Input setup to LatchCLK Input hold from LatchCLK Read data setup to LatchCLK **A4** *	Min. Max. Address valid from LatchCLK — +18 Address invalid from LatchCLK — +18 CSxx*/WEx* active from LatchCLK — -10 +10 CSxx*/WEx* inactive from LatchCLK — -10 +6 Output valid from LatchCLK — -10 +6 Write data valid from LatchCLK — -10 +6 Write data valid from LatchCLK — -27 Write data invalid from LatchCLK — -12 — Input setup to LatchCLK — -44 Input hold from LatchCLK — -6 — Read data setup to LatchCLK — -6 —	Min. Max. Min. Address valid from LatchCLK — +18 — Address invalid from LatchCLK — +18 — CSxx*/WEx* active from LatchCLK —10 +10 —10 CSxx*/WEx* inactive from LatchCLK —10 +6 —10 Output valid from LatchCLK —10 +6 —10 Output invalid delay from LatchCLK —10 +6 —10 Write data valid from LatchCLK — +27 — Write data invalid from LatchCLK —12 —12 —12 Input setup to LatchCLK +34 — +36 Input hold from LatchCLK —6 — —6 Read data setup to LatchCLK +34 — +36	

Note: Parameters t107 and t108 track with t103 as follows: t107 - t103 < 25; t103 - t108 < 13.

Figure 17. Output Delay Parameters—General Case




Figure 18. Input Setup and Hold Parameters—General Case




Table 20. AC Characteristics - System Clock Timings (all 50% duty cycle)

Symbol	Parameter	Typical	Figure No.	
t1	CPUCLK period	125	19	
t2	CPUCLK high time	62.5	19	
t3	CPUCLK low time	62.5	19	
t4	CPUCLK rise time	10	19	
<u>ı</u> 5	CPUCLK fall time	10	19	_
t6	CLK14 period	69.8	19	
t7	CLK14 high time	34.9	19	
t8	CLK14 low time	34.9	19	
t9	CLK14 rise time	5	19	
t10	CLK14 fall time	5	19	
t21	CLK32K period	30518	19	
t12	CLK32K high time	15259	19	
t13	CLK32K low time	15259	19	
t14	CLK32K rise time	25	19	
t15	CLK32K fall time	25	19	_
t16	UARTCLK period	542.5	19	
t17	UARTCLK high time	271.3	19	
t18	UARTCLK low time	271.3	19	
t19	UARTCLK rise time	25	. 19	
t20	UARTCLK fall time	25	.19	

Figure 19. Timing for System Clocks




Table 21. AC Characteristics - DRAM Signal Timings

Symbol	Parameter	Figure No.
1108	Write data valid hold delay from LatchCLK	20, 21
tili	Read data valid setup to LatchCLK	20, 21
t112	Read data valid hold from LatchCLK	20, 21

Figure 20. Timing for Non-page-mode DRAM Cycles




Figure 21. Timing for Page-mode DRAM Cycles




Table 22. AC Characteristics - SRAM Signal Timings

Symbol	Parameter	Figure No.
t108	Write data valid hold delay from LatchCLK	22 -
t111	Read data valid setup to LatchCLK	22
t112	Read data valid hold from LatchCLK	22

Figure 22. Timing for SRAM Access




Table 23. AC Characteristics - PSRAM Signal Timings

Symbol	Parameter	Figure No.
t108	Write data valid hold delay from LatchCLK	23
tHI	Read data valid setup to LatchCLK	23
t112	Read data valid hold from LatchCLK	23

Figure 23. Timing for Pseudo-SRAM Access




Figure 24. Functional Timing for DRAM Suspend Mode Refresh




Figure 25. Functional Timing for PSRAM Active Mode Refresh




Figure 26. Functional Timing for PSRAM Suspend Mode Refresh




Table 24. AC Characteristics - DMA Signal Timings

Symbol	Parameter	Figure No.
t108	Write data valid hold delay from LatchCLK	27
t109	Input valid setup to LatchCLK	27, 28
1110	Input valid hold from LatchCLK	27, 28
t111	Read data valid setup to LatchCLK	27
t112	Read data valid hold from LatchCLK	27

Figure 27. Timing for DMA Read Cycles




Figure 28. Timing for DMA Write Cycles




Table 25. AC Characteristics - XT Bus I/O Cycle Signal Timings

Symbol	Parameter	Figure No.
t108	Write data valid hold delay from LatchCLK	30
t109	Input valid setup to LatchCLK	29, 30
t110	Input valid hold from LatchCLK	29, 30
t111	Read data valid setup to LatchCLK	29
t112	Read data valid hold from LatchCLK	29

Figure 29. Timing for I/O Read (BUSCLK programmed to 3 cycles per state)




Figure 30. Timing for I/O Write (BUSCLK programmed to 3 cycles per state)




Table 26. AC Characteristics - XT Bus Memory Signal Timings

Symbol	Parameter	Figure No.
t108	Write data valid hold delay from LatchCLK	32
t109	Input valid setup to LatchCLK	31,32
110	Input valid hold from LatchCLK	31, 32
111	Read data valid setup to LatchCLK	31
t112	Read data valid hold from LatchCLK	31

Figure 31. Timing for XT Bus Memory Read (BUSCLK programmed to 3 cycles per state)




Figure 32. Timing for XT Bus Memory Write (BUSCLK programmed to 3 cycles per state)




Table 27. AC Characteristics - PCMCIA Interface Signal Timings

Symbol	Parameter	Figure No.
108	Write data valid hold delay from LatchCLK	35, 36
tili	Read data valid setup to LatchCLK	33, 34
t112	Read data valid hold from LatchCLK	33, 34

Figure 33. Timing for PCMCIA Memory Read (1 Cycle Per State)




Figure 34. Timing for PCMCIA Memory Read (2 Cycles Per State)




Figure 35. Timing for PCMCIA Memory Write (1 Cycle Per State)




Figure 36. Timing for PCMCIA Memory Write (2 Cycles Per State)





Table 28. AC Characteristics - Graphics Controller Signal Timings

Symbol	Parameter	Figure No.
t108	Write data valid hold delay from GRAWE*	37
t111	Read data valid setup to GRAOE*	37
t112	Read data valid hold from GRAOE*	37

Figure 37. Timing for Graphics SRAM



The following two figures illustrate signal synchronization characteristics for the CRT signal interface. They are functional examples only; the CRT controller registers must be set appropriately in order to achieve this operation.

Figure 38. Functional Horizontal Sync Timing for CRT




Figure 39. Functional Vertical Sync Timing for CRT




Figure 40. Functional Timing for LCD Panel Signals





Table 29. AC Characteristics - RESET Signal Timing

Symbol	Parameter	Minimum	Figure No.
t210	RESET active setup to CLK32K	75 .	41
t211	RESET active hold from CLK32K	75	41
t212	FLOAT* inactive setup to RESET active	100	41
t213	FLOAT* inactive hold from RESET inactive	100	41

Figure 41. Timing for RESET



The following figure illustrates functional UART timing relationships. The modem control signal timing is not shown, because these signal states depend on control bits in the standard UART registers and in the CREG configuration registers.

Figure 42. Timing for UART

Tx	1 START BIT	5-8 DATA BITS	0-1 PARITY BIT	1-1.5-2 STOP BITS
Rx	1 START BIT /	5-8 DATA BITS	X 0-1 PARITY BIT	/ + 4 5 0 PTOD PITO
		2-0 0454 01(3		/ 1-1.5-2 STOP BITS 🔝 📜


AC Specifications

F8680 PC/CHIP

Mechanical Specifications

The F8680 microchip is packaged in a 160-pin plastic quad flat pack. The dimensions are shown in Figure 45.

Figure 45. 160-Pin Plastic Flat Pack



 	 	to the same