

262,144 WORD x4 BIT DYNAMIC RAM

**PRELIMINARY**

DESCRIPTION

The TC514256BP/BJ/BZ/BFT is the new generation dynamic RAM organized 262,144 words by 4 bits. The TC514256BP/BJ/BZ/BFT utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user.

Multiplexed address inputs permit the TC514256BP/BJ/BZ/BFT to be packaged in a standard 20 pin plastic DIP, 26/20 pin plastic SOJ, 20/19 pin plastic ZIP, 24/20 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 262,144 word by 4 bit organization
- Fast access time and cycle time

		TC514256BP/BJ/BZ/BFT - 60
t <sub>RAC</sub>	RAS Access Time	60ns
t <sub>AA</sub>	Column Address Access Time	30ns
t <sub>CAC</sub>	CAS Access Time	20ns
t <sub>RC</sub>	Cycle Time	110ns
t <sub>PC</sub>	Fast Page Mode Cycle Time	40ns

- Single power supply of 5V±10% with a built-in V<sub>BB</sub> generator


- Low Power  
495mW MAX. Operating  
6.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, and Fast Page Mode Capability
- All inputs and outputs TTL Compatible
- 512 refresh cycles/8ms
- Package TC514256BP : DIP20-P-300B  
TC514256BJ : SOJ26-P-300  
TC514256BZ : ZIP20-P-400  
TC514256BFT : TSOP24-P-0616

PIN CONNECTION



PIN NAMES

A0~A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Read/Write Input
OE	Output Enable
I/O1~I/O4	Data Input/Output
Vcc	Power (+5V)
Vss	Ground
N.C.	No Connection





## DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ , $T_a = 0 \sim 70^\circ C$ )

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
$I_{CC1}$	OPERATING CURRENT Average Power Supply Operating Current ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling: $t_{AC} = t_{AC} \text{ MIN.}$ )	TC514256BP/BJ BZ/BFT-60	-	90	mA	3, 4 5
$I_{CC2}$	STANDBY CURRENT Power Supply Standby Current ( $\overline{RAS} = \overline{CAS} = V_{IH}$ )		-	2	mA	
$I_{CC3}$	$\overline{RAS}$ ONLY REFRESH CURRENT Average Power Supply Current, $\overline{RAS}$ Only Mode ( $\overline{RAS}$ Cycling, $\overline{CAS} = V_{IH}$ : $t_{AC} = t_{AC} \text{ MIN.}$ )	TC514256BP/BJ BZ/BFT-60	-	90	mA	3, 5
$I_{CC4}$	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ , Address Cycling: $t_{PC} = t_{PC} \text{ MIN.}$ )	TC514256BP/BJ BZ/BFT-60	-	60	mA	3, 4 5
$I_{CC5}$	STANDBY CURRENT Power Supply Standby Current ( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ )		-	1	mA	
$I_{CC6}$	$\overline{CAS}$ BEFORE $\overline{RAS}$ REFRESH CURRENT Average Power Supply Current, $\overline{CAS}$ Before $\overline{RAS}$ Mode ( $\overline{RAS}$ , $\overline{CAS}$ Cycling: $t_{AC} = t_{AC} \text{ MIN.}$ )	TC514256BP/BJ BZ/BFT-60	-	90	mA	3
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input ( $0V \leq V_{IN} \leq 6.5V$ , All Other Pins Not Under Test = $0V$ )		-10	10	$\mu A$	
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT ( $D_{OUT}$ is disabled, $0V \leq V_{OUT} \leq 5.5V$ )		-10	10	$\mu A$	
$V_{OH}$	OUTPUT LEVEL Output "H" Level Voltage ( $I_{OUT} = -5mA$ )		2.4	-	V	
$V_{OL}$	OUTPUT LEVEL Output "L" Level Voltage ( $I_{OUT} = 4.2mA$ )		-	0.4	V	

# TC514256BP/BJ/BZ/BFT-60

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ\text{C}$ ) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514256BP/BJ/BZ/BFT-60		UNIT	NOTES
		MIN.	MAX.		
$t_{RC}$	Random Read or Write Cycle Time	110	–	ns	
$t_{RMW}$	Read-Modify-Write Cycle Time	165	–	ns	
$t_{PC}$	Fast Page Mode Cycle Time	40	–	ns	
$t_{PRMW}$	Fast Page Mode Read-Modify-Write Cycle Time	95	–	ns	
$t_{RAC}$	Access Time from $\overline{RAS}$	–	60	ns	9,14
$t_{CAC}$	Access Time from $\overline{CAS}$	–	20	ns	9,14
$t_{AA}$	Access Time from Column Address	–	30	ns	9,15
$t_{CPA}$	Access Time from $\overline{CAS}$ Precharge	–	35	ns	9
$t_{CLZ}$	$\overline{CAS}$ to output in Low-Z	0	–	ns	9
$t_{OFF}$	Output Buffer Turn-off Delay	0	20	ns	10
$t_r$	Transition Time (Rise and Fall)	3	50	ns	8
$t_{RP}$	$\overline{RAS}$ Precharge Time	40	–	ns	
$t_{RAS}$	$\overline{RAS}$ Pulse Width	60	10,000	ns	
$t_{RASP}$	$\overline{RAS}$ Pulse Width (Fast Page Mode)	60	100,000	ns	
$t_{RSH}$	$\overline{RAS}$ Hold Time	20	–	ns	
$t_{RHCP}$	$\overline{RAS}$ Hold Time From $\overline{CAS}$ Precharge (Fast Page Mode)	35	–	ns	
$t_{CSH}$	$\overline{CAS}$ Hold Time	60	–	ns	
$t_{CAS}$	$\overline{CAS}$ Pulse Width	20	10,000	ns	
$t_{RCD}$	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	20	40	ns	14
$t_{RAD}$	$\overline{RAS}$ to Column Address Delay Time	15	30	ns	15
$t_{CRP}$	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	5	–	ns	
$t_{CP}$	$\overline{CAS}$ Precharge Time	10	–	ns	
$t_{ASR}$	Row Address Set-Up Time	0	–	ns	
$t_{RAH}$	Row Address Hold Time	10	–	ns	
$t_{ASC}$	Column Address Set-Up Time	0	–	ns	
$t_{CAH}$	Column Address Hold Time	15	–	ns	
$t_{AR}$	Column Address Hold Time referenced to $\overline{RAS}$	50	–	ns	
$t_{RAL}$	Column Address to $\overline{RAS}$ Lead Time	30	–	ns	
$t_{RCS}$	Read Command Set-Up Time	0	–	ns	
$t_{RCH}$	Read Command Hold Time	0	–	ns	11
$t_{RRH}$	Read Command Hold Time referenced to $\overline{RAS}$	0	–	ns	11
$t_{WCH}$	Write Command Hold Time	10	–	ns	

# TC514256BP/BJ/BZ/BFT-60

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514256BP/BJ/BZ/BFT-60		UNITS	NOTES
		MIN.	MAX.		
t <sub>WCR</sub>	Write Command Hold Time referenced to RAS	45	-	ns	
t <sub>WP</sub>	Write Command Pulse Width	10	-	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	20	-	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	20	-	ns	
t <sub>DS</sub>	Data Set-Up Time	0	-	ns	12
t <sub>DH</sub>	Data Hold Time	15	-	ns	12
t <sub>DHR</sub>	Data Hold Time referenced to RAS	50	-	ns	
t <sub>REF</sub>	Refresh Period	-	8	ms	
t <sub>WCS</sub>	Write Command Set-Up Time	0	-	ns	13
t <sub>CWD</sub>	CAS to WRITE Delay Time	50	-	ns	13
t <sub>RWD</sub>	RAS to WRITE Delay Time	90	-	ns	13
t <sub>AWD</sub>	Column Address to WRITE Delay Time	60	-	ns	13
t <sub>CPWD</sub>	CAS Precharge to WRITE Delay Time	65	-	ns	13
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS Cycle)	5	-	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Cycle)	15	-	ns	
t <sub>RPC</sub>	RAS to CAS Precharge Time	0	-	ns	
t <sub>CPT</sub>	CAS Precharge Time (CAS before RAS Counter Test Cycle)	30	-	ns	
t <sub>ROH</sub>	RAS Hold Time referenced to OE	10	-	ns	
t <sub>OEa</sub>	OE Access Time	-	20	ns	
t <sub>OEb</sub>	OE to Data Delay	20	-	ns	
t <sub>OEz</sub>	Output buffer turn off Delay Time from OE	0	20	ns	
t <sub>OEh</sub>	OE Command Hold Time	20	-	ns	

### CAPACITANCE (V<sub>CC</sub> = 5V ± 10%, f = 1MHz, T<sub>a</sub> = 0~70°C)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>1</sub>	Input Capacitance (A0~A8)	-	5	pF
C <sub>12</sub>	Input Capacitance (RAS, CAS, WRITE, OE)	-	7	pF
C <sub>0</sub>	Input/Output Capacitance (V01~V04)	-	7	pF

# TC514256BP/BJ/BZ/BFT-60

## NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to  $V_{SS}$ .
3.  $ICC_1$ ,  $ICC_3$ ,  $ICC_4$ ,  $ICC_6$  depend on cycle rate.
4.  $ICC_1$ ,  $ICC_4$  depend on output loading. Specified values are obtained with the output open.
5. Column address can be changed once or less while  $\overline{RAS}=V_{IL}$  and  $\overline{CAS}=V_{IH}$ .
6. An initial pause of 200 $\mu$ s is required after power-up followed by 8  $\overline{RAS}$  cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  initialization cycles instead of 8  $\overline{RAS}$  cycles are required.
7. AC measurements assume  $t_T=5$ ns.
8.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
9. Measured with a load equivalent to 2 TTL loads and 100pF.
10.  $t_{OFF}$  (max.) and  $t_{OEZ}$  (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
11. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
12. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycles and to  $\overline{WRITE}$  leading edge in Read-Modify-Write cycles.
13.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$ ,  $t_{AWD} \geq t_{AWD}(\text{min.})$  and  $t_{CPWD} \geq t_{CPWD}(\text{min.})$  (Fast Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the  $t_{RCD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
15. Operation within the  $t_{RAD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .

READ CYCLE




# TC514256BP/BJ/BZ/BFT-60

## WRITE CYCLE (EARLY WRITE)






WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)






FAST PAGE MODE READ CYCLE



# TC514256BP/BJ/BZ/BFT-60


## FAST PAGE MODE WRITE CYCLE






# TC514256BP/BJ/BZ/BFT-60

## RAS ONLY REFRESH CYCLE




Note: WRITE, OE="H" or "L"

## CAS BEFORE RAS REFRESH CYCLE




Note: WRITE, OE=A0-A8="H" or "L"

HIDDEN REFRESH CYCLE (READ)




# TC514256BP/BJ/BZ/BFT-60

## HIDDEN REFRESH CYCLE (WRITE)





CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



# NOTES