SLLS354E - MAY 1999 - REVISED JANUARY 2001

•	21:3 Data Channel Compression at up to 196 Million Bytes per Second Throughput	D		VIEW)	
•	Suited for SVGA, XGA, or SXGA Data Transmission From Controller to Display With Very Low EMI		2	47	] D3 ] D2
•	21 Data Channels Plus Clock In Low-Voltage TTL Inputs and 3 Data Channels Plus Clock Out Low-Voltage	D5 [ D6 [ GND [	4 5	45 44	] GND ] D1 ] D0
	Differential Signaling (LVDS) Outputs	D7 [ D8 [	١×	- r	] NC ] LVDSGND
•	Operates From a Single 3.3-V Supply and 89 mW (Typ)	V <sub>CC</sub> [ D9 [			] Y0M ] Y0P
•	Ultralow-Power 3.3-V CMOS Version of the SN75LVDS84. Power Consumption About One Third of the 'LVDS84	D10 [ GND [ D11 [	11	38	] Y1M ] Y1P ] LVDSV <sub>CC</sub>
•	Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20 Mil Terminal Pitch	D12 [ NC [ D13 [	14	36 35 34	] LVDSGND ] Y2M ] Y2P
•	Consumes Less Than 0.54 mW When Disabled	D14 [ GND [	17	32	CLKOUTM CLKOUTP
•	Wide Phase-Lock Input Frequency Range: 31 MHz to 75 MHz	D15 [ D16 [ D17 [	19	30	] LVDSGND ] PLLGND
•	No External Components Required for PLL	V <sub>CC</sub> [	20 21	28	] PLLV <sub>CC</sub> ] PLLGND
•	Outputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard	D18 [ D19 [	22 23		] SHTDN ] CLKIN
•	SSC Tracking Capability of 3% Center	GND [	24	25	D20

 SSC Tracking Capability of 3% Center Spread at 50-kHz Modulation Frequency

- Improved Replacement for SN75LVDS84 and NSC's DS90CF363A 3-V Device
- Available in Q-Temp Automotive High Reliability Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards

#### description

The SN75LVDS84A and SN65LVDS84AQ FlatLink transmitters contains three 7-bit parallel-load serial-out shift registers, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 3 balanced-pair conductors for receipt by a compatible receiver, such as the SN75LVDS82 or SN75LVDS86/86A.

NC - Not Connected

When transmitting, data bits D0 – D20 are each loaded into registers of the 'LVDS84A upon the falling edge. The internal PLL is frequency-locked to CLKIN and then used to unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated


SLLS354E - MAY 1999 - REVISED JANUARY 2001

#### description (continued)

The 'LVDS84A requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low-level on this signal clears all internal registers to a low level.

The SN75LVDS84A is characterized for operation over ambient free-air temperatures of 0°C to 70°C. The SN65LVDS84AQ is characterized for operation over the full Automotive temperature range of -40°C to 125°C.


### functional block diagram





SLLS354E - MAY 1999 - REVISED JANUARY 2001

#### schematics of input and output



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1) Input and output voltage ranges, V <sub>I</sub> , V <sub>O</sub> (all terminals)	
Continuous total power dissipation	
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Electrostatic discharge: ESD machine model	200 V
ESD human-body model	6000 V
ESD charged-device model	1500 V
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to the GND terminals.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>‡</sup>	T <sub>A</sub> = 70°C	T <sub>A</sub> = 125°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

<sup>‡</sup> This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V	
High-level input voltage, VIH	2			V	
Low-level input voltage, VIL			0.8	V	
Differential load impedance, ZL	90		132	Ω	
	SN75LVDS84A	0		70	°C
Operating free-air temperature, T <sub>A</sub>	SN65LVDS84AQ	-40		125	U



SLLS354E - MAY 1999 - REVISED JANUARY 2001

### timing requirements

		MIN	NOM	MAX	UNIT
t <sub>C</sub>	Input clock period	13.3	t <sub>c</sub>	32.4	ns
t <sub>w</sub>	Pulse duration, high-level input clock	0.4t <sub>C</sub>		0.6t <sub>C</sub>	ns
tt	Transition time, input signal			5	ns
t <sub>su</sub>	Setup time, data, D0 – D20 valid before CLKIN $\downarrow$ (see Figure 2)	3			ns
t <sub>h</sub>	Hold time, data, D0 – D20 valid after CLKIN $\downarrow$ (see Figure 2)	1.5			ns

### electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST COND	MIN	TYP†	MAX	UNIT	
VIT	Input threshold voltage				1.4		V
Vod	Differential steady-state output voltage magnitude	$R_L$ = 100 Ω, See Figure 3				454	mV
∆ V <sub>OD</sub>	Change in the steady-state differential output voltage magnitude between opposite binary states					50	mV
VOC(SS)	Steady-state common-mode output voltage	$R_L = 100 \Omega$ , See Figur	e 3	1.125		1.375	V
VOC(PP)	Peak-to-peak common-mode output voltage				80	150	mV
	High-level input current $V_{IH} = V_{CC}$		SN75LVDS84A			20	
ΊΗ			SN65LVDS84AQ			25	μA
կլ	Low-level input current	$V_{IL} = 0$				±10	μA
	Short-circuit output current	$V_{O}(Yn) = 0$			-6	±24	mA
los		$V_{OD} = 0$			-6	±12	mA
loz	High-impedance output current	$V_{O} = 0$ to $V_{CC}$				±10	μA
		Disabled,	SN75LVDS84A		15	150	μA
	Quiescent supply current (average)	All inputs at GND	SN65LVDS84AQ		15	170	μΑ
		Enabled, R <sub>L</sub> = 100 $\Omega$ (4 places)	f = 65 MHz		27	35	
ICC(AVG)		Gray-scale pattern (see Figure 4)	f = 75 MHz		30	38	mA
		Enabled, $R_1 = 100 \Omega$ , (4 places) $f = 65 \text{ MHz}$		28	36	ШA	
		Worst-case pattern (see Figure 5)	f = 75 MHz		31	39	
Cl	Input capacitance				2		рF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



SLLS354E - MAY 1999 - REVISED JANUARY 2001

### switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	UNIT
td0	Delay time, CLKOUT↑ to serial bit position 0		-0.2		0.2	
<sup>t</sup> d1	Delay time, CLKOUT↑ to serial bit position 1		$\frac{1}{7}t_{C}^{} - 0.2$		$\frac{1}{7}t_{C} + 0.2$	
t <sub>d2</sub>	Delay time, CLKOUT↑ to serial bit position 2		$\frac{2}{7}t_{C} - 0.2$		$\frac{\frac{1}{7}t_{C}+0.2}{\frac{2}{7}t_{C}+0.2}$	
t <sub>d3</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 3	t <sub>C</sub> = 15.38 ns (± 0.2%), ∣Input clock jitter  < 50 ps‡,  See Figure 6	$\frac{3}{7}t_{C}^{} - 0.2$		$\frac{3}{7}t_{C} + 0.2$	
t <sub>d4</sub>	Delay time, CLKOUT <sup>↑</sup> to serial bit position 4		$\frac{4}{7}t_{C} - 0.2$		$\frac{4}{7}t_{C} + 0.2$	
t <sub>d5</sub>	Delay time, CLKOUT↑ to serial bit position 5		<sup>5</sup> / <sub>7</sub> t <sub>c</sub> − 0.2		$\frac{5}{7}t_{C} + 0.2$	
td6	Delay time, CLKOUT <sup>↑</sup> to serial bit position 6		$\frac{6}{7}t_{C}^{} - 0.2$		$\frac{6}{7}t_{C} + 0.2$	
<sup>t</sup> sk(o)	Output skew, $t_n - \frac{n}{7}t_c$		-0.2		0.2	ns
÷	Delay time, CLKIN↓ to CLKOUT↑	t <sub>C</sub> = 15.38 ns (± 0.2%), ∣Input clock jitter  < 50 ps‡, See Figure 6		2.7		ns
td7		t <sub>C</sub> = 13.33 ns ~ 32.25 ns (± 0.2%),  Input clock jitter  < 50 ps <sup>‡</sup> , See Figure 6	1		4.5	ns
		$t_{C}$ = 15.38 + 0.308 sin (2 $\pi$ 500E3t) ± 0.05 ns, See Figure 7	<sup>3,</sup> ±62			
∆ <sup>I</sup> C(0)	Cycle time, output clock jitter§	$t_{C}$ = 15.38 + 0.308 sin (2 $\pi$ 3E6t) ± 0.05 ns, See Figure 7		±121		ps
tw	Pulse duration, high-level output clock			$\frac{4}{7}t_{c}$		ns
tt	Transition time, differential output voltage $(t_{\Gamma} \text{ or } t_{f})$	See Figure 3		700	1500	ps
t <sub>en</sub>	Enable time, SHTDN <sup>↑</sup> to phase lock (Yn valid)	See Figure 8		1		ms
<sup>t</sup> dis	Disable time, $\overline{\text{SHTDN}}\downarrow$ to off state (CLKOUT low)	See Figure 9		6.5		ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C. <sup>‡</sup> |Input clock jitter| is the magnitude of the change in the input clock period.

S Output clock jitter is the change in the output clock period from one cycle to the next cycle observed over 15000 cycles.



SLLS354E - MAY 1999 - REVISED JANUARY 2001





Figure 2. Setup and Hold Time Definition



SLLS354E - MAY 1999 - REVISED JANUARY 2001



NOTE A: The lumped instrumentation capacitance for any single-ended voltage measurement is less than or equal to 10 pF. When making measurements at YP or YM, the complementary output is similarly loaded.





Figure 3. Test Load and Voltage Definitions for LVDS Outputs



SLLS354E - MAY 1999 - REVISED JANUARY 2001



B.  $V_{IH} = 2 V$  and  $V_{IL} = 0.8 V$ 

#### Figure 5. Worst-Case Test-Pattern Waveforms



SLLS354E - MAY 1999 - REVISED JANUARY 2001





Figure 7. Clock Jitter Test Setup




SLLS354E - MAY 1999 - REVISED JANUARY 2001





SLLS354E - MAY 1999 - REVISED JANUARY 2001



### **APPLICATION INFORMATION**


NOTES: A. The five 100- $\Omega$  terminating resistors are recommended to be 0603 types.

B. NA - not applicable, these unused inputs should be left open.

#### Figure 12. Color Host to LCD Panel Application



SLLS354E - MAY 1999 - REVISED JANUARY 2001



#### **APPLICATION INFORMATION**

- NOTES: A. The four 100- $\Omega$  terminating resistors are recommended to be 0603 types.
  - B. NA not applicable, these unused inputs should be left open.

#### Figure 13. 18-Bit Color Host to 24-Bit LCD Display Panel Application




SLLS354E - MAY 1999 - REVISED JANUARY 2001

### **MECHANICAL INFORMATION**

#### PLASTIC SMALL-OUTLINE PACKAGE

# DGG (R-PDSO-G\*\*)



12,40

13,90

16,90

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

A MIN

D. Falls within JEDEC MO-153



4040078/F 12/97

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDS84AQDGG	ACTIVE	TSSOP	DGG	48	40	None	CU NIPDAU	Level-1-220C-UNLIM
SN65LVDS84AQDGGR	ACTIVE	TSSOP	DGG	48	2000	None	CU NIPDAU	Level-2-220C-1 YEAR
SN75LVDS84ADGG	ACTIVE	TSSOP	DGG	48	40	None	CU NIPDAU	Level-1-220C-UNLIM
SN75LVDS84ADGGR	ACTIVE	TSSOP	DGG	48	2000	None	CU NIPDAU	Level-1-220C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated