

SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

- Bidirectional Transceiver
- Meets or Exceeds the Requirements of ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
- High-Speed Low-Power LinBiCMOS™ Circuitry
- Designed for High-Speed Operation in Both Serial and Parallel Applications
- Low Skew
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Very Low Disabled Supply Current ... 200 μA Maximum
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Thermal-Shutdown Protection
- Driver Positive-and Negative-Current Limiting
- Open-Circuit Failsafe Receiver Design
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards

## description

The SN55LBC176, SN65LBC176, SN65LBC176Q, and SN75LBC176 differential bus transceivers are monolithic, integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. They are designed for balanced transmission lines and meet ANSI Standard TIA/EIA–485–A (RS-485) and ISO 8482:1987(E).





NC-No internal connection

#### **Function Tables**

#### DRIVER

INPUT	ENABLE	OUTI	PUTS
D	DE	Α	В
Н	Н	Н	Γ
L	Н	L	Н
Х	L	Z	Z

#### RECEIVER

DIFFERENTIAL INPUTS V <sub>ID</sub> = V <sub>IA</sub> -V <sub>IB</sub>	ENABLE RE	OUTPUT R		
$V_{ID} \ge 0.2 V$	L	Н		
–0.2 V < V <sub>ID</sub> < 0.2 V	L	?		
$V_{ID} \leq -0.2 V$	L	L		
x	Н	Z		
Open	L	Н		

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS and LinASIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000–2006, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010


#### description (continued)

The SN55LBC176, SN65LBC176, SN65LBC176Q, and SN75LBC176 combine a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{CC} = 0$ . This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Very low device supply current can be achieved by disabling the driver and the receiver.


These transceivers are suitable for ANSI Standard TIA/EIA–485 (RS-485) and ISO 8482 applications to the extent that they are specified in the operating conditions and characteristics section of this data sheet. Certain limits contained in TIA/EIA–485–A and ISO 8482:1987 (E) are not met or cannot be tested over the entire military temperature range.

The SN55LBC176 is characterized for operation from  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN65LBC176 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C, and the SN65LBC176Q is characterized for operation from  $-40^{\circ}$ C to  $125^{\circ}$ C. The SN75LBC176 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

## logic symbol<sup>†</sup>



## logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


#### AVAILABLE OPTIONS

Τ <sub>Α</sub>	PACKAGE	PART NUMBER	PART MARKING							
	SOP	SN75LBC176D	7LB176							
0°C to 70°C	PDIP	SN75LBC176P	75LBC176							
4000 10 0500	SOP	SN65LBC176D	6LB176							
–40°C to 85°C	PDIP	SN65LBC176P	65LBC176							
4000 10 40500	SOP	SN65LBC176QD	LB176Q							
–40°C to 125°C	SOP	SN65LBC176QDR	LB176Q							
	LCCC	SNJ55LBC176FK	SNJ55LBC176FK							
–55°C to 125°C	CDIP	SNJ55LBC176JG	SNJ55LBC176							



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

#### schematics of inputs and outputs



## absolute maximum ratings<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Voltage range at any bus terminal	$\ldots$ $-10$ V to 15 V
Input voltage, V <sub>I</sub> (D, DE, R, or RE)	
Receiver output current, I <sub>O</sub>	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

#### DISSIPATION RATING TABLE

PACKAGE	THERMAL MODEL	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 110°C POWER RATING
(	Low K <sup>†</sup>	526 mW	5.0 mW/°C	301 mW	226 mW	
D	High K <sup>‡</sup>	882 mW	8.4 mW/°C	504 mW	378 mW	
Р		840 mW	8.0 mW/°C	480 mW	360 mW	
JG		1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
FK		1375 mW	11.0 mW/°C	880 mW	715 mW	440 mW

<sup>†</sup> In accordance with the low effective thermal conductivity metric definitions of EIA/JESD 51-3.

<sup>‡</sup> In accordance with the high effective thermal conductivity metric definitions of EIA/JESD 51-7.



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Voltage at any bus terminal (separately or common r	mode), V <sub>I</sub> or V <sub>IC</sub>	-7		12	V
High-level input voltage, V <sub>IH</sub>	D, DE, and RE	2			V
Low-level input voltage, V <sub>IL</sub>	D, DE, and RE			0.8	V
Differential input voltage, VID (see Note 2)	-12		12	V	
High-level output current. Iou	Driver	-60			mA
High-level output current, I <sub>OH</sub>	Receiver	-400			μA
High-level output current, I <sub>OH</sub> Low-level output current, I <sub>OL</sub>	Driver			60	
	Receiver			8	mA
Junction temperature, T <sub>J</sub>				140	°C
	SN55LBC176	-55		125	
Occurrent for a statement of T	SN65LBC176	-40		85	°C
Operating free-air temperature, T <sub>A</sub>	SN65LBC176Q	-40		125	-0
	SN75LBC176	0		70	

NOTE 2: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

## **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TE		MIN	MAX	UNIT	
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = – 18 mA			-1.5		V
Vo	Output voltage	I <sub>O</sub> = 0			0	6	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0			1.5	6	V
V <sub>OD2</sub>	Differential output voltage	R <sub>L</sub> = 54 Ω, See Note 3	See Figure 1,	55LBC176, 65LBC176, 65LBC176Q	1.1		V
				75LBC176	1.5	5	
V <sub>OD3</sub>	Differential output voltage	V <sub>test</sub> = -7 V to 12 V, See Note 3	See Figure 2,	55LCB176, 65LCB176, 65LBC176Q	1.1		V
				75LBC176	1.5	5	
$\Delta  V_{OD} $	Change in magnitude of differential output voltage <sup>†</sup>				-0.2	0.2	V
V <sub>OC</sub>	Common-mode output voltage	$R_L = 54 \Omega$ or 100 Ω,	See Figure 1	-1	3	V	
$\Delta  V_{OC} $	Change in magnitude of common-mode output voltage <sup>†</sup>		-	-0.2	0.2	V	
		Output disabled,      V <sub>O</sub> = 12 V        See Note 4      V <sub>O</sub> = -7 V				1	-
lo	Output current						mA
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4 V			-100		μA
IIL	Low-level input current	V <sub>I</sub> = 0.4 V			-100		μA
		V <sub>O</sub> = -7 V			-250		
		V <sub>O</sub> = 0			-150		
I <sub>OS</sub>	Short-circuit output current	$V_{O} = V_{CC}$					mA
		V <sub>O</sub> = 12 V				250	
			Receiver disabled	55LBC176, 65LBC176Q		1.75	
		$V_{I} = 0 \text{ or } V_{CC},$	and driver enabled	65LBC176, 75LBC176		1.5	
ICC	Supply current	No load	Receiver and driver	55LBC176, 65LBC176Q		0.25	mA
			disabled	65LBC176, 75LBC176		0.2	

<sup>†</sup> Δ | V<sub>OD</sub> | and Δ | V<sub>OC</sub> | are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input changes from a high level to a low level.

NOTES: 3. This device meets the V<sub>OD</sub> requirements of TIA/EIA-485-A above  $0^{\circ}$ C only.

4. This applies for both power on and off; refer to TIA/EIA-485-A for exact conditions.



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS		SN55LBC176 SN65LBC176Q			SN65LBC176 SN75LBC176		
			MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX		
t <sub>d(OD)</sub>	Differential output delay time		0	8		31	8		25	ns
t <sub>t(OD)</sub>	Differential output transition time	$R_L = 54 \Omega$ , See Figure 3	C <sub>L</sub> = 50 pF,		12			12		ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>d(ODH)</sub> – t <sub>d(ODL)</sub>  )	occ rigare o	5			6		0	6	ns
t <sub>PZH</sub>	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 4			65			35	ns
t <sub>PZL</sub>	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 5			65			35	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 4			105			60	ns
t <sub>PLZ</sub>	Output disable time from low level	R <sub>L</sub> = 110 Ω,	See Figure 5			105			35	ns

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

#### DATA SHEET PARAMETER RS-485 Vo $V_{\text{oa}},\,V_{\text{ob}}$ | V<sub>OD1</sub> | $V_{o}$ |V<sub>OD2</sub>| $V_t (R_L = 54 \Omega)$ V<sub>t</sub> (test termination | V<sub>OD3</sub> | measurement 2) $\Delta \mid \mathsf{V}_\mathsf{OD} \mid$ $|\mid V_t \mid - \mid \overline{V}_t \mid|$ Voc |V<sub>os</sub>| $\Delta |V_{OC}|$ $\mid$ V<sub>os</sub> – $\overline{V}_{os} \mid$ None los $I_{O}$ I<sub>ia</sub>, I<sub>ib</sub>

#### SYMBOL EQUIVALENTS



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

## **RECEIVER SECTION**

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	$V_{\rm O}$ = 2.7 V, $I_{\rm O}$ = -0.4 mA				0.2	V
V <sub>IT</sub> _	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V,	$V_{O} = 0.5 \text{ V},$ $I_{O} = 8 \text{ mA}$					V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT +</sub> - V <sub>IT -</sub> ) (see Figure 4)					50		mV
V <sub>IK</sub>	Enable-input clamp voltage	l <sub>l</sub> = – 18 mA			-1.5			V
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 6	$I_{OH} = -400 \ \mu A,$		2.7			V
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -200 \text{ mV}, \qquad I_{OL} = 8 \text{ mA},$ See Figure 6					0.45	V
I <sub>OZ</sub>	High-impedance-state output current	$V_0 = 0.4 V \text{ to } 2.4 V$	V <sub>O</sub> = 0.4 V to 2.4 V				20	μA
		Other input = 0 V,	V <sub>I</sub> = 12 V				1	
I <sub>I</sub>	Line input current	See Note 5	$V_{I} = -7 V$	-0.8			mA	
I <sub>IH</sub>	High-level enable-input current	V <sub>IH</sub> = 2.7 V			-100			μA
IIL	Low-level enable-input current	V <sub>IL</sub> = 0.4 V			-100			μA
rı	Input resistance				12			kΩ
			Receiver enabled and driver disabled				3.9	mA
Icc	Supply current	$V_I = 0 \text{ or } V_{CC},$ No load	Receiver and driver disabled	SN55LBC176, SN65LBC176, SN65LBC176Q			0.25	mA
				SN75LBC176			0.2	

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

<sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet.

NOTE 5: This applies for both power on and power off. Refer to ANSI Standard RS-485 for exact conditions.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_{\rm L}$ = 15 pF


	PARAMETER	TEST CONDITIONS	SN55LBC176 SN65LBC176Q		SN65LBC176 SN75LBC176			UNIT
			MIN	MAX	MIN	TYP <sup>†</sup>	MAX	
t <sub>PLH</sub>	Propagation delay time, low- to high-level single-ended output		11	37	11		33	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level single-ended output	V <sub>ID</sub> = -1.5 V to 1.5 V, See Figure 7	11	37	11		33	ns
t <sub>sk(p)</sub>	Pulse skew (  t <sub>PLH</sub> – t <sub>PHL</sub>  )			10		3	6	ns
t <sub>PZH</sub>	Output enable time to high level			35			35	ns
t <sub>PZL</sub>	Output enable time to low level	See Figure 8		35			30	ns
t <sub>PHZ</sub>	Output disable time from high level	See Figure 0		35			35	ns
t <sub>PLZ</sub>	Output disable time from low level	See Figure 8		35			30	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .




SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

## PARAMETER MEASUREMENT INFORMATION










Figure 2. Driver V<sub>OD3</sub>






Figure 3. Driver Test Circuit and Voltage Waveforms







## Figure 5. Driver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .

B. CL includes probe and jig capacitance.



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

## PARAMETER MEASUREMENT INFORMATION





Figure 6. Receiver  $V_{OH}$  and  $V_{OL}$ 



TEST CIRCUIT

**VOLTAGE WAVEFORMS** 

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.

#### Figure 7. Receiver Test Circuit and Voltage Waveforms


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Low-K board, no air flow		199.4		
Junction-to-ambient thermal reisistance, $\theta_{JA}^{\dagger}$	High-K board, no air flow		119		
Junction-to-board thermal reisistance, $\theta_{JB}$	High-K board, no air flow		67		°C/W
Junction-to-case thermal reisistance, $\theta_{JC}$			46.6		
Average power dissipation, P <sub>(AVG)</sub>	$R_L$ = 54 $\Omega$ , input to D is 10 Mbps 50% duty cycle square wave, $V_{CC}$ = 5.25 V, $T_J$ = 130 °C.			330	mW
Thermal shutdown junction temperature, T <sub>SD</sub>			165		°C

#### THERMAL CHARACTERISTICS - D PACKAGE

<sup>†</sup> See TI application note literature number SZZA003, Package Thermal Characterization Methodologies, for an explanation of this parameter.



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010



**VOLTAGE WAVEFORMS** 



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>0</sub> = 50  $\Omega$ .

B.  $C_L$  includes probe and jig capacitance.



SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

## THERMAL CHARACTERISTICS OF IC PACKAGES

 $\Theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power

 $\Theta_{\text{JA}}$  is NOT a constant and is a strong function of

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\Theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $_{\Theta JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance and consists of a single trace layer 25 mm long and 2-oz thick copper. The high-k board gives *best case* in-use condition and consists of two 1-oz buried power planes with a single trace layer 25 mm long with 2-oz thick copper. A 4% to 50% difference in  $\Theta_{JA}$  can be measured between these two test cards

 $\Theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\Theta_{JC}$  is a useful thermal characteristic when a heatsink is applied to package. It is NOT a useful characteristic to predict junction temperature as it provides pessimistic numbers if the case temperature is measured in a non-standard system and junction temperatures are backed out. It can be used with  $\Theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\Theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined to be the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold–plate structure.  $\Theta_{JB}$  is only defined for the high-k test card.

 $\Theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system (see Figure 1).




Figure 1. Thermal Resistance




SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

## **MECHANICAL INFORMATION**

#### D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE





- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012




SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

### **MECHANICAL INFORMATION**

#### LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*)



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold-plated.
- E. Falls within JEDEC MS-004




SLLS067H - AUGUST 1990 - REVISED DECEMBER 2010

**MECHANICAL INFORMATION** 



#### **CERAMIC DUAL-IN-LINE PACKAGE**



- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8




# **MECHANICAL DATA**

MPDI001A - JANUARY 1995 - REVISED JUNE 1999

## **MECHANICAL INFORMATION**

## PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

P (R-PDIP-T8)

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg\_info.htm





25-Sep-2013

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead/Ball Finish	•	Op Temp (°C)	Device Marking	Samples
5962-9318301Q2A	(1) ACTIVE	LCCC	FK	20	Qty 1	(2) TBD	POST-PLATE	(3) N / A for Pkg Type	-55 to 125	(4/5) 5962- 9318301Q2A SNJ55	Samples
5962-9318301QPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	LBC176FK 9318301QPA SNJ55LBC176	Samples
SN65LBC176D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB176	Samples
SN65LBC176DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB176	Samples
SN65LBC176DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6LB176	Samples
SN65LBC176DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)		Level-1-260C-UNLIM	-40 to 85	6LB176	Samples
SN65LBC176P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC176	Samples
SN65LBC176PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	65LBC176	Samples
SN65LBC176QD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LB176Q	Samples
SN65LBC176QDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LB176Q	Samples
SN65LBC176QDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LB176Q	Samples
SN65LBC176QDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(J176Q1 ~ LB176Q)	Samples
SN75LBC176D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB176	Samples
SN75LBC176DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB176	Samples
SN75LBC176DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)		Level-1-260C-UNLIM	0 to 70	7LB176	Samples
SN75LBC176DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	7LB176	Samples



25-Sep-2013

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
SN75LBC176P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75LBC176	Samples
SN75LBC176PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	75LBC176	Samples
SNJ55LBC176FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9318301Q2A SNJ55 LBC176FK	Samples
SNJ55LBC176JG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type	-55 to 125	9318301QPA SNJ55LBC176	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



25-Sep-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55LBC176, SN65LBC176, SN75LBC176 :

- Catalog: SN75LBC176
- Automotive: SN65LBC176-Q1
- Military: SN55LBC176

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

## **TAPE AND REEL INFORMATION**





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC176DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65LBC176QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65LBC176QDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN75LBC176DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Mar-2013



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC176DR	SOIC	D	8	2500	340.5	338.1	20.6
SN65LBC176QDR	SOIC	D	8	2500	367.0	367.0	35.0
SN65LBC176QDRG4	SOIC	D	8	2500	367.0	367.0	35.0
SN75LBC176DR	SOIC	D	8	2500	340.5	338.1	20.6

# **MECHANICAL DATA**

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



#### **CERAMIC DUAL-IN-LINE**




- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AA.





- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated