

# STMPE811


## S-Touch<sup>®</sup> advanced resistive touchscreen controller with 8-bit GPIO expander

### Features

- 8 GPIOs
- 1.8 3.3 V operating voltage
- Integrated 4-wire touchscreen controller
- Interrupt output pin
- Wakeup feature on each I/O
- SPI and I<sup>2</sup>C interface
- Up to 2 devices sharing the same bus in I<sup>2</sup>C mode (1 address line)
- 8-input 12-bit ADC
- 128-depth buffer touchscreen controller
- Touchscreen movement detection algorithm
- 25 kV air-gap ESD protection (system level)
- 4 kV HBM ESD protection (device level)

## Applications

- Portable media players
- Game consoles
- Mobile and smartphones
- GPS



## Description

The STMPE811 is a GPIO (general purpose input/output) port expander able to interface a main digital ASIC via the two-line bidirectional bus (I<sup>2</sup>C). A separate GPIO expander is often used in mobile multimedia platforms to solve the problems of the limited amount of GPIOs typically available on the digital engine.

The STMPE811 offers great flexibility, as each I/O can be configured as input, output or specific functions. The device has been designed with very low quiescent current and includes a wakeup feature for each I/O, to optimize the power consumption of the device.

A 4-wire touchscreen controller is built into the STMPE811. The touchscreen controller is enhanced with a movement tracking algorithm (to avoid excessive data), a 128 x 32 bit buffer and programmable active window feature.

### Table 1. Device summary

Order code	Package	Packaging
STMPE811QTR	QFN16	Tape and reel

September 2011

Doc ID 14489 Rev 6

www.st.com

## Contents

1	STMP	E811 functional overview6
2	Pin co	onfiguration and functions7
	2.1	Pin functions
3	I2C ar	nd SPI interface
	3.1	Interface selection
4	I2C in	terface
	4.1	I2C features
	4.2	Data input
	4.3	Read operation
	4.4	Write operations 14
5	SPI in	terface
	5.1	SPI protocol definition 15
		5.1.1 Register reading
		5.1.2 Register write
		5.1.3 Termination of data transfer
	5.2	SPI timing modes
		5.2.1 SPI timing definition
6	STMP	E811 registers
7	Syste	m and identification registers 22
8	Interr	upt system
9	Analo	g-to-digital converter
10	Touch	nscreen controller
	10.1	Driver and switch control unit 33
	10.2	Touch detect delay



### STMPE811

11	Touchscreen controller programming sequence         46
12	Temperature sensor   48
13	GPIO controller         51           13.0.1         Power supply         53           13.0.2         Power-up reset (POR)         53
14	Maximum rating       54         14.1       Recommended operating conditions       55
15	Electrical specifications 56
16	Package mechanical data 58
17	Revision history64



## List of tables

Table 1.	Device summary
Table 2.	Pin assignments
Table 3.	Pin configuration for IN2, IN3
Table 4.	Pin configuration for X+, Y+, X-, Y8
Table 5.	Interface selection pins
Table 6.	I2C address
Table 7.	I2C timing
Table 8.	Operating modes
Table 9.	SPI timing modes
Table 10.	SPI timing specification
Table 11.	Register summary map table 19
Table 12.	System and identification registers map 22
Table 13.	ADC controller register summary table
Table 14.	ADC conversion time
Table 15.	Touchscreen controller register summary table
Table 16.	Touchscreen controller DATA register
Table 17.	Touchscreen parameters
Table 18.	GPIO control registers
Table 19.	Absolute maximum ratings
Table 20.	Power consumption
Table 21.	DC electrical characteristics (-40 °C to 85 °C) all GPIOs comply to JEDEC standard JESD-
	8-7)
Table 22.	AC electrical characteristics (-40 °C to 85 °C)
Table 23.	ADC specification (-40 °C to 85 °C)57
Table 24.	Switch drivers specification
Table 25.	Package mechanical data for QFN16 (3 x 3 x 1 mm) - 0.50 pitch
Table 26.	Exposed pad variation
Table 27.	Footprint dimensions
Table 28.	Document revision history



## List of figures

Figure 1.	STMPE811 functional block diagram	. 6
Figure 2.	STMPE811 pin configuration (top through view)	. 7
Figure 3.	STMPE811 interface	. 9
Figure 4.	STMPE811 I2C interface	10
Figure 5.	I <sup>2</sup> C timing diagram	10
Figure 6.	Read and write modes (random and sequential)	13
Figure 7.	SPI timing specification.	18
Figure 8.	Interrupt system diagram	25
Figure 9.	Touchscreen controller block diagram	33
Figure 10.	Window tracking	34
Figure 11.	Sampling	
Figure 12.	Sampling time calculation	35
Figure 13.	Package outline for QFN16 (3 x 3 x 1 mm) - 0.50 pitch	59
Figure 14.	Recommended footprint	61
Figure 15.	Carrier tape for QFN16 (3 x 3 x 1 mm) - 0.50 pitch	62
Figure 16.	Reel information for QFN16 (3 x 3 x 1 mm) - 0.50 pitch	63




## **1** STMPE811 functional overview

The STMP811 consists of the following blocks:

- I<sup>2</sup>C and SPI interface
- Analog-to-digital converver (ADC)
- Touchscreen controller (TSC)
- Driver and switch control unit
- Temperature sensor
- GPIO controller


### Figure 1. STMPE811 functional block diagram





## 2 Pin configuration and functions

### Figure 2. STMPE811 pin configuration (top through view)



### Table 2. Pin assignments

Dia Nama		
Pin	Name	Function
1	Y-	Y-/GPIO-7
2	INT	Interrupt output (V <sub>CC</sub> domain), open drain
3	A0/Data Out	$I^2C$ address in Reset, Data out in SPI mode (V <sub>CC</sub> domain)
4	SCLK	I <sup>2</sup> C/SPI clock (V <sub>CC</sub> domain)
5	SDAT	I <sup>2</sup> C data/SPI CS (V <sub>CC</sub> domain)
6	V <sub>CC</sub>	1.8 -3.3 V supply voltage
7	Data in	SPI Data In (V <sub>CC</sub> domain)
8	INO	IN0/GPIO-0
9	IN1	IN1/GPIO-1/MODE In RESET state, MODE selects the type of serial interface "0" - I <sup>2</sup> C "1" - SPI
10	GND	Ground
11	IN2	IN2/GPIO-2
12	IN3	IN3/GPIO-3
13	X+	X+/GPIO-4
14	Vio	Supply for touchscreen driver and GPIO
15	Y+	Y+/GPIO-5
16	X-	X-/GPIO-6



### 2.1 Pin functions

The STMPE811 is designed to provide maximum features and flexibility in a very small pincount package. Most of the pins are multi-functional. *Table 3* and *Table 4* show how to select the pin's function.

Pin / control	GPIO_AF = 1	GPIO_AF = 0		
register	ADC control 1 bit 1 = don't care	ADC control 1 bit 1 = 0	ADC control 1 bit 1 = 1	
IN0	GPIO-0	ADC		
IN1	GPIO-1	ADC		
IN2	GPIO-2	ADC External reference		
IN3	GPIO-3	ADC External reference		

Table 3. Pin configuration for IN2, IN3

Table 4.Pin configuration for X+, Y+, X-, Y-

Pin / control	GPIO_AF = 1	GPIO_AF = 0		
register	TSC control 1 bit 0 = don't care	TSC control 1 bit 0 = 0	TSC control 1 bit 0 = 1	
X+	GPIO-4	ADC	TSC X+	
Y+	GPIO-5	IO-5 ADC TSC Y+		
Х-	GPIO-6	ADC	TSC X-	
Y-	GPIO-7	ADC	TSC Y-	



## 3 I<sup>2</sup>C and SPI interface

### 3.1 Interface selection

The STMPE811 interfaces with the host CPU via a  $I^2C$  or SPI interface. The pin IN\_1 allows the selection of interface protocol at reset state.




Figure 3. STMPE811 interface

Table 5.	Interface	selection pins	


Pin	I <sup>2</sup> C function	SPI function	Reset state
3	Address 0	Data out	CPHA for SPI
4	CLOCK	CLOCK	—
5	SDATA	CS	CPOL_N for SPI
7	_	Data in	_
9	MODE	I <sup>2</sup> C set to '0'	Set to '1' for SPI




## 4 I<sup>2</sup>C interface

The addressing scheme of STMPE811 is designed to allow up to 2 devices to be connected to the same  $I^2C$  bus.








ADDR0	Address
0	0 x 82
1	0 x 88

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and be followed by the slave device address. Accompanying the slave device address, is a read/write bit (R/W). The bit is set to 1 for read and 0 for write operation. If a match occurs on the slave device address, the corresponding device gives an acknowledge on the SDA during the 9<sup>th</sup> bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.





Doc ID 14489 Rev 6



Symbol	Parameter	Min	Тур	Max	Uni
f <sub>SCL</sub>	SCL clock frequency	0	_	400	kHz
t <sub>LOW</sub>	Clock low period	1.3	_	-	μs
t <sub>HIGH</sub>	Clock high period	600	—	-	ns
t <sub>F</sub>	SDA and SCL fall time		_	300	ns
t <sub>HD:STA</sub>	START condition hold time (after this period the first clock is generated)	600	_	_	ns
t <sub>SU:STA</sub>	START condition setup time (only relevant for a repeated start period)	600	_	_	ns
t <sub>SU:DAT</sub>	Data setup time	100	_	_	ns
t <sub>HD:DAT</sub>	Data hold time	0	_	_	μs
t <sub>SU:STO</sub>	STOP condition setup time	600	-	_	ns
t <sub>BUF</sub>	Time the bus must be free before a new transmission can start	1.3	_	_	μs

Table 7. I<sup>2</sup>C timing



### 4.1 I<sup>2</sup>C features

The features that are supported by the I<sup>2</sup>C interface are listed below:

- I<sup>2</sup>C slave device
- Operates at 1.8 V
- Compliant to Philips I<sup>2</sup>C specification version 2.1
- Supports standard (up to 100 Kbps) and fast (up to 400 Kbps) modes

### Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and does not respond to any transaction unless one is encountered.

### **Stop condition**

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A Stop condition terminates communication between the slave device and the bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I<sup>2</sup>C transaction. A Stop condition at the end of a write command stops the write operation to registers.

### Acknowledge bit

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it does not acknowledge the receipt of the data.




### 4.2 Data input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

Mode	Byte	Programming sequence			
		Start, Device address, $R/\overline{W} = 0$ , Register address to be read			
		Restart, Device address, $R/\overline{W} = 1$ , Data Read, Stop			
Read ≥1		If no Stop is issued, the Data Read can be continuously performed. If the register address falls within the range that allows an address auto- increment, then the register address auto-increments internally after every byte of data being read.			
		Start, Device address, $R/\overline{W} = 0$ , Register address to be written, Data Write, Stop			
Write	≥1	If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address is kept static throughout the entire write operation. Refer to the memory map table for the address ranges that are auto and non-increment.			

Table 8.Operating modes





57

Doc ID 14489 Rev 6

### 4.3 Read operation

A write is first performed to load the register address into the Address Counter but without sending a Stop condition. Then, the bus master sends a reStart condition and repeats the Device Address with the R/W bit set to 1. The slave device acknowledges and outputs the content of the addressed byte. If no additional data is to be read, the bus master must not acknowledge the byte and terminates the transfer with a Stop condition.

If the bus master acknowledges the data byte, then it can continue to perform the data reading. To terminate the stream of data bytes, the bus master must not acknowledge the last output byte, and be followed by a Stop condition. If the address of the register written into the Address Counter falls within the range of addresses that has the auto-increment function, the data being read are coming from consecutive addresses, which the internal Address Counter automatically increments after each byte output. After the last memory address, the Address Counter 'rolls-over' and the device continues to output data from the memory addresses, the output data byte comes from the same address (which is the address referred by the Address Counter).

### Acknowledgement in read operation

For the above read command, the slave device waits, after each byte read, for an acknowledgement during the ninth bit time. If the bus master does not drive the SDA to a low state, then the slave device terminates and switches back to its idle mode, waiting for the next command.

### 4.4 Write operations

A write is first performed to load the register address into the Address Counter without sending a Stop condition. After the bus master receives an acknowledgement from the slave device, it may start to send a data byte to the register (referred by the Address Counter). The slave device again acknowledges and the bus master terminates the transfer with a Stop condition.

If the bus master needs to write more data, it can continue the write operation without issuing the Stop condition. Whether the Address Counter autoincrements or not after each data byte write depends on the address of the register written into the Address Counter. After the bus master writes the last data byte and the slave device acknowledges the receipt of the last data, the bus master may terminate the write operation by sending a Stop condition. When the Address Counter reaches the last memory address, it 'rolls-over' to the next data byte write.



## 5 SPI interface

The SPI (serial peripheral interface) in STMPE811 uses a 4-wire communication connection (DATA IN, DATA OUT, CLK, CS). In the diagram, "Data in" is referred to as MOSI (master out slave in) and "DATA out" is referred to as MISO (master in slave out).

### 5.1 SPI protocol definition

The SPI follows a byte-sized transfer protocol. All transfers begin with an assertion of CS\_n signal (falling edge). The protocol for reading and writing is different and the selection between a read and a write cycle is dependent on the first captured bit on the slave device. A '1' denotes a read operation and a '0' denotes a write operation. The SPI protocol defined in this section is shown in *Figure 3*.

The following are the main features supported by this SPI implementation.

- Support of 1 MHz maximum clock frequency.
- Support for autoincrement of address for both read and write.
- Full duplex support for read operation.
- Daisy chain configuration support for write operation.
- Robust implementation that can filter glitches of up to 50 ns on the CS\_n and SCL pins.
- Support for all 4 modes of SPI as defined by the CPHA, CPOL bits on SPICON.

### 5.1.1 Register reading

The following steps need to be followed for the register read through the SPI.

- 1. Assert CS\_n by driving a '0' on this pin.
- 2. Drive a '1' on the first SCL launch clock on MOSI to select a read operation.
- 3. The next 7 bits on MOSI denote the 7-bit register address (MSB first).
- 4. The next address byte can now be transmitted on the MOSI. If the autoincrement bit is set, the following address transmitted on the MOSI is ignored. Internally, the address is incremented. If the autoincrement bit is not set, then the following byte denotes the address of the register to be read next.
- 5. Read data is transmitted by the slave device on the MISO (MSB first), starting from the launch clock following the last address bit on the MOSI.
- 6. Full duplex read operation is achieved by transmitting the next address on MOSI while the data from the previous address is available on MISO.
- 7. To end the read operation, a dummy address of all 0's is sent on MOSI.



### 5.1.2 Register write

The following steps need to be followed for register write through SPI.

- 1. Assert CS\_n by driving a '0' on this pin.
- 2. Drive a '0' on the first SCL launch clock on MOSI to select a write operation.
- 3. The next 7 bits on MOSI denote the 7-bit register address (MSB first).
- 4. The next byte on the MOSI denotes data to be written.
- 5. The following transmissions on MOSI are considered byte-sized data. The register address to which the following data is written depends on whether the autoincrement bit in the SPICON register is set. If this bit has been set previously, the register address is incremented for data writes.

### 5.1.3 Termination of data transfer

A transfer can be terminated before the last launch edge by deasserting the CS\_n signal. If the last launch clock is detected, it is assumed that the data transfer is successful.



### 5.2 SPI timing modes

The SPI timing modes are defined by CPHA and CPOL,CPHA and CPOL are read from the "SDAT" and "A0" pins during power-up reset. The following four modes are defined according to this setting.

Table 9.	SPI timing modes
----------	------------------

CPOL_N (SDAT pin)	CPOL	CPHA (ADDR pin)	Mode
1	0	0	0
1	0	1	1
0	1	0	2
0	1	1	3

The clocking diagrams of these modes are shown in ON reset. The device always operates in mode 0. Once the bits are set in the SPICON register, the mode change takes effect on the next transaction defined by the CS\_n pin being deasserted and asserted.

### 5.2.1 SPI timing definition

Table 10.	SPI timing	specification
-----------	------------	---------------


Symbol	Description		Unit		
Symbol	Description	Min	Тур	Мах	Unit
t <sub>CSS</sub>	CS_n falling to first capture clock	1	_	_	μs
t <sub>CL</sub>	Clock low period	500	_	_	ns
t <sub>CH</sub>	Clock high period	500	_	_	ns
t <sub>LDI</sub>	Launch clock to MOSI data valid	_	_	20	ns
t <sub>LDO</sub>	Launch clock to MISO data valid	_	_	330	μs
t <sub>DI</sub>	Data on MOSI valid	1	_	_	μs
t <sub>ccs</sub>	Last clock edge to CS_n high	1	_	_	μs
t <sub>CSH</sub>	CS_n high period	2	_	_	μs



Symbol	Description		Unit		
Symbol	Description	Min	Тур	Мах	Unit
t <sub>CSCL</sub>	CS_n high to first clock edge	300	_	_	ns
t <sub>CSZ</sub>	CS_n high to tri-state on MISO	1	_	_	μs

 Table 10.
 SPI timing specification (continued)





18/65



## 6 STMPE811 registers

This section lists and describes the registers of the STMPE811 device, starting with a register map and then provides detailed descriptions of register types.

Address	Register name	Bit	Туре	Reset value	Function
0x00	CHIP_ID	16	R	0x0811	Device identification
0x02	ID_VER	8	R	0x03	Revision number 0x01 for engineering sample 0x03 for final silicon
0x03	SYS_CTRL1	8	R/W	0x00	Reset control
0x04	SYS_CTRL2	8	R/W	0x0F	Clock control
0x08	SPI_CFG	8	R/W	0x01	SPI interface configuration
0x09	INT_CTRL	8	R/W	0x00	Interrupt control register
0x0A	INT_EN	8	R/W	0x00	Interrupt enable register
0x0B	INT_STA	8	R	0x10	interrupt status register
0x0C	GPIO_EN	8	R/W	0x00	GPIO interrupt enable register
0x0D	GPIO_INT_STA	8	R	0x00	GPIO interrupt status register
0x0E	ADC_INT_EN	8	R/W	0x00	ADC interrupt enable register
0x0F	ADC_INT_STA	8	R	0x00	ADC interrupt status registe
0x10	GPIO_SET_PIN	8	R/W	0x00	GPIO set pin register
0x11	GPIO_CLR_PIN	8	R/W	0x00	GPIO clear pin register
0x12	GPIO_MP_STA	8	R/W	0x00	GPIO monitor pin state register
0x13	GPIO_DIR	8	R/W	0x00	GPIO direction register
0x14	GPIO_ED	8	R/W	0x00	GPIO edge detect register
0x15	GPIO_RE	8	R/W	0x00	GPIO rising edge register
0x16	GPIO_FE	8	R/W	0x00	GPIO falling edge register
0x17	GPIO_AF	8	R/W	0x00	Alternate function register
0x20	ADC_CTRL1	8	R/W	0x1C	ADC control
0x21	ADC_CTRL2	8	R/W	0x01	ADC control
0x22	ADC_CAPT	8	R/W	0xFF	To initiate ADC data acquisition
0x30	ADC_DATA_CH0	16	R	0x0000	ADC channel 0
0x32	ADC_DATA_CH1	16	R	0x0000	ADC channel 1

Table 11. Register summary map table



Table 11.         Register summary map table (continued)						
Address	Register name	Bit	Туре	Reset value	Function	
0x34	ADC_DATA_CH2	16	R	0x0000	ADC channel 2	
0x36	ADC_DATA_CH3	16	R	0x0000	ADC channel 3	
0x38	ADC_DATA_CH4	16	R	0x0000	ADC channel 4	
0x3A	ADC_DATA_CH5	16	R	0x0000	ADC channel 5	
0x3C	ADC_DATA_CH6	16	R	0x0000	ADC channel 6	
0x3E	ADC_DATA_CH7	16	R	0x0000	ADC channel 7	
0x40	TSC_CTRL	8	R/W	0x90	4-wire touchscreen controller setup	
0x41	TSC_CFG	8	R/W	0x00	Touchscreen controller configuration	
0x42	WDW_TR_X	16	R/W	0x0FFF	Window setup for top right X	
0x44	WDW_TR_Y	16	R/W	0x0FFF	Window setup for top right Y	
0x46	WDW_BL_X	16	R/W	0x0000	Window setup for bottom left X	
0x48	WDW_BL_Y	16	R/W	0x0000	Window setup for bottom left Y	
0x4A	FIFO_TH	8	R/W	0x00	FIFO level to generate interrupt	
0x4B	FIFO_STA	8	R/W	0x20	Current status of FIFO	
0x4C	FIFO_SIZE	8	R	0x00	Current filled level of FIFO	
0x4D	TSC_DATA_X	16	R	0x0000	Data port for touchscreen controller data access	
0x4F	TSC_DATA_Y	16	R	0x0000	Data port for touchscreen controller data access	
0x51	TSC_DATA_Z	8	R	0x0000	Data port for touchscreen controller data access	
0x52	TSC_DATA_XYZ	32	R	0x00000000	Data port for touchscreen controller data access	
0x56	TSC_FRACTION _Z	8		0x00	Touchscreen controller FRACTION_Z	
0x57	TSC_DATA	8	R	0x00	Data port for touchscreen controller data access	
0x58	TSC_I_DRIVE	8	R/W	0x00	Touchscreen controller drive	
0x59	TSC_SHIELD	8	R/W	0x00	Touchscreen controller shield	
0x60	TEMP_CTRL	8	R/W	0x00	Temperature sensor setup	

 Table 11.
 Register summary map table (continued)

20/65



Address	Register name	Bit	Type	Reset value	Function
0x61	TEMP_DATA	8	R	0x00	Temperature data access port
0x62	TEMP_TH	8	R/W	0x00	Threshold for temperature controlled interrupt

 Table 11.
 Register summary map table (continued)



## 7 System and identification registers

Address	Register name	Bit	Туре	Reset	Function
0x00	CHIP_ID	16	R	0x0811	Device identification
0x02	ID_VER	8	R	0x03	Revision number (0x03 for engineering sample)
0x03	SYS_CTRL1	8	R/W	0x00	Reset control
0x04	SYS_CTRL2	8	R/W	0x0F	Clock control
0x08	SPI_CFG	8	R/W	0x01	SPI interface configuration

### Table 12. System and identification registers map

22/65



### System and identification registers

### STMPE811

### CHIP\_ID

Address:	0x00
Туре:	R
Reset:	0x0811
Description:	16-bit device identification

### ID\_VER

Address:	0x02
Туре:	R
Reset:	0x03 (0x01 for engineering samples)
Description:	16-bit revision number

### SYS\_CTRL1

SYS\_CTRL2

# Reset control

**Clock control** 

**Revision number** 

7	6	5	4	3	2	1	0
		RE	SERVED			SOFT_RESET	HIBERNATE
Address:	0x0	3					
Туре:	R/V	V					
Reset:	0x0	0					
Description:	The	e reset cont	rol register	enables to	reset the device	•	
	[7:2] <b>RES</b>	SERVED					
	[1] <b>SO</b>	T_RESET:	Reset the S	TMPE811 us	ing the serial com	munication interfa	ce
				rice into hiber rnation mode		his bit would disab	le the hot-key

feature. If the hot-key feature is required, use the default auto-hibernation mode.

_										
7	6	5	4	3	2	1	0			
-	-	-	-	TS_OFF	GPIO_OFF	TSC_OFF	ADC_OFF			
Address:	0>	x04								
Туре:	R	W/W								
Reset:	0>	0x0F								
Descriptio	n: Tł	nis register e	enables to s	witch off th	e clock supply					
	[7:4] <b>R</b> I	ESERVED								
	<ul><li>[3] TS_OFF: Switch off the clock supply to the temperature sensor</li><li>1: Switches off the clock supply to the temperature sensor</li></ul>									
	[2] <b>GPIO_OFF</b> : Switch off the clock supply to the GPIO 1: Switches off the clock supply to the GPIO									



- [1] **TSC\_OFF**: Switch off the clock supplyto the touchscreen controller 1: Switches off the clock supply to the touchscreen controller
- [0]  $ADC_OFF$ : Switch off the clock supply to the ADC
  - 1: Switches off the clock supply to the ADC

### SPI\_CFG

### SPI interface configuration


7	6	5	4	3	2	1	0			
		RESERVED			AUTO_INCR	SPI_CLK_MOD1	SPI_CLK_MOD0			
Address:		0x08								
Туре:		R/W								
Reset:		0x01								
Description:		SPI interface c	SPI interface configuration register							
	[7:3]	RESERVED								
[2] AUTO_INCR: This bit defines whether the SPI transaction follows an addressing scheme that autoincrements or not							nat internally			
<ul> <li>SPI_CLK_MOD1: This bit reflects the value of the SCAD/A0 pin during power-up reset</li> </ul>										
	[0]	SPI_CLK_MOD	D:							


This bit reflects the value of the SCAD/A0 pin during power-up reset



## 8 Interrupt system

The STMPE811 uses a 2-tier interrupt structure. The ADC interrupts and GPIO interrupts are ganged as a single bit in the "interrupt status register". The interrupts from the touchscreen controller and temperature sensor can be seen directly in the interrupt status register.







Interrupt control register

### INT\_CTRL

7	6	5	4	3	2	1	0				
		RESERVED			INT_POLARITY	INT_TYPE	GLOBAL_INT				
Address:		0x09									
Туре:		R/W	R/W								
Reset:		0x00									
Description:		The interrupt c interrupt sourc	•		I to enable the int	terruption from a	a system-related				
	[7:3]	RESERVED									
	[2]	INT_POLARITY	: This bit se	ets the INT pi	n polarity						
		1: Active high/ris	ing edge								

- 0: Active low/falling edge
- [1] INT\_TYPE: This bit sets the type of interrupt signal required by the host 1: Edge interrupt
  - 0: Level interrupt
- [0] GLOBAL\_INT: This is master enable for the interrupt system
- 1: Global interrupt
  - 0: Stops all interrupts

### INT\_EN

### Interrupt enable register

7	6	5	4	3	2	1	0
GPIO	ADC	TEMP_SENS	FIFO_EMPTY	FIFO_FULL	FIFO_0FLOW	FIFO_TH	TOUCH_DET
Address:	0x	0A					
Туре:	R/	W					
Reset:	0x	00					
Description		e interrupt e errupt sourc	-		to enable the in	terruption from a	system related
	[7] <b>GF</b>	<b>PIO</b> : Any enal	bled GPIO in	terrupts			
	[6] <b>A</b>	<b>)C</b> : Any enab	led ADC inte	errupts			
	[5] <b>TE</b>	MP_SENS: <sup>-</sup>	Temperature	threshold tri	ggering		
	[4] <b>FI</b>	O_EMPTY:	FIFO is emp	ty			
	[3] <b>FI</b>	FO_FULL: FI	FO is full				
	[2] <b>FI</b>	O_OFLOW:	FIFO is over	flowed			
	[1] <b>Fii</b>	FO_TH: FIFC	is equal or a	above thresh	old value.		
	[0] <b>TC</b>	UCH_DET: -	Fouch is dete	ected			
INT_STA						Interrupt st	atus register

7	6	5	4	3	2	1	0
GPIO	ADC	TEMP_SENS	FIFO_EMPTY	FIFO_FULL	FIFO_OFLOW	FIFO_TH	TOUCH_DET

26/65	Doc ID 14489 Rev 6	57

Address:		0x0B
Туре:		R
Reset:		0x10
Description:		The interrupt status register monitors the status of the interruption from a particular interrupt source to the host. Regardless of whether the INT_EN bits are enabled, the INT_STA bits are still updated. Writing '1' to this register clears the corresponding bits. Writing '0' has no effect.
	[7]	GPIO: Any enabled GPIO interrupts
	[6]	ADC: Any enabled ADC interrupts
	[5]	TEMP_SENS: Temperature threshold triggering
	[4]	FIFO_EMPTY: FIFO is empty
	[3]	FIFO_FULL: FIFO is full
	[2]	FIFO_OFLOW: FIFO is overflowed
	[1]	<b>FIFO_TH</b> : FIFO is equal or above threshold value. This bit is set when FIFO level equals to threshold value. It will only be asserted again if FIFO level drops to < threshold value, and increased back to threshold value.
	[0]	TOUCH_DET: Touch is detected

### **GPIO\_INT\_EN**

## **GPIO** interrupt enable register

7	6	5	4	3	2	1	0
				IEG[x]			
Address:		0x0C					
Туре:		R/W					
Reset:		0x00					
Description:		The GPIO inte source to the h		ter enables t	he GPIO interr	uption of a partic	ular GPIO
[	7:0]	IEG[x]: Interrupt 1: Writing '1' to t		•	,	host	

### **GPIO\_INT\_STA**

## **GPIO** interrupt status register

7	6	5	4	3	2	1	0
				ISG[x]			
Address:	0x0	D					
Туре:	R						
Reset:	0x0	)0					
Description:	par	ticular GPI	O pin interr	upt source to	the host. Re	us of the interrupt gardless of wheth GPIO_STA bits a	er or not the



The ISG[7:0] bits are the interrupt status bits corresponding to the GPIO[7:0] pins. Writing '1' to this register clears the corresponding bits. Writing '0' has no effect.

 [7:0] ISG[x]: GPIO interrupt status (where x = 7 to 0)
 Read: Interrupt status of the GPIO[x]. Reading the register clears any bits that have been set to '1'
 Write:

Writing to this register has no effect

### ADC\_INT\_EN

### ADC interrupt enable register

7	6	5	4	3	2	1	0	
				IEAC[x]				
Address:		0x0E						
Туре:		R/W						
Reset:		0x00						
Description:	<b>Description:</b> The ADC enable register enables the interruption of a particular ADC source to the host.							
	[7:0]	IEAC[x]: Interru 1: Writing '1' to	•		x = 7 to 0) erruption to the	host		

### ADC\_INT\_STA

### ADC interrupt status register

7	6	5	4	3	2	1	0		
				ISA[x]					
Address:		0x0F							
Туре:		R							
Reset:		0x00							
Description:		The ADC interrupt status register monitors the status of the interruption from a particular ADC source to the host. Regardless of whether or not the ADC_INT_EN bits are enabled, the corresponding ADC_STA bits are still updated. The ISA[7:0] bits are the interrupt status bits corresponding to the ADC[7:0] pins. Writing '1' to this register clears the corresponding bits. Writing '0' has no effect.							
[7	:0]	Write: Writing to this r	of the ADC[x egister has n	k]. Reading the second seco	he register clears	any bits that have to each ADC cha			



## 9 Analog-to-digital converter

An 8-input, 12-bit analog-to-digital converter (ADC) is integrated in the STMPE811. The ADC can be used as a generic analog-to-digital converter, or as a touchscreen controller capable of controlling a 4-wire resistive touchscreen.

Address	Register name	Size	Description
0x20	ADC_CTRL1	8	ADC control
0x21	ADC_CTRL2	8	ADC control
0x22	ADC_CAPT	8	ADC channel data capture
0x30	ADC_DATA_CH0	8	ADC channel 0 (X+/GPIO-4)
0x32	ADC_DATA_CH1	8	ADC channel 1 (X-/GPIO-6)
0x34	ADC_DATA_CH2	8	ADC channel 2 (Y+/GPIO-5)
0x36	ADC_DATA_CH3	8	ADC channel 3 (Y-/GPIO-7)
0x38	ADC_DATA_CH4	8	ADC channel 4 (IN0/GPIO0)
0x3A	ADC_DATA_CH5	8	ADC channel 5 (IN1/GPIO-1)
0x3C	ADC_DATA_CH6	8	ADC channel 6 (IN2/GPIO-2)
0x3E	ADC_DATA_CH7	8	ADC channel 7 (IN3/GPIO-3)

 Table 13.
 ADC controller register summary table



ADC\_CTRL1

**ADC control 1** 

1

REF\_SEL

2

0

RESERVED

### 7 6 5 4 3 RESERVED SAMPLE\_TIME2 SAMPLE\_TIME1 SAMPLE\_TIME0 MOD\_12B RESERVED Address: 0x20 R/W Type: **Reset:** 0x1C **Description:** ADC control register. [7] RESERVED [6:4] SAMPLE\_TIMEn: ADC conversion time in number of clock 000:36 001:44 010: 56 011:64 100: 80

### 101:96 110: 124

111: Not valid

### [3] MOD\_12B: Selects 10 or 12-bit ADC operation

- 1: 12 bit ADC
- 0: 10 bit ADC

### [2] RESERVED

- [1] REF\_SEL: Selects between internal or external reference for the ADC 1: External reference 0: Internal reference
- [0] RESERVED

## ADC\_CTRL2

### **ADC control 2**

7	6	5	4	3	2	1	0
		RE	SERVED	ADC_FREQ_1	ADC_FREQ_0		
Address:		0x21					
Туре:		R/W					
Reset:		0x01					
Description:		ADC control.					
	[7]	RESERVED					
	[6]	RESERVED					
	[5]	RESERVED					
	[4]	RESERVED					
	[3]	RESERVED					
	[2]	RESERVED					



[1:0] ADC\_FREQ: Selects the clock speed of ADC
00: 1.625 MHz typ.
01: 3.25 MHz typ.
10: 6.5 MHz typ.
11: 6.5 MHz typ.

### ADC\_CAPT

### ADC channel data capture

7	6	5	4	3	2	1	0		
				CH[7:0]					
Address:		0x22							
Туре:		R/W							
Reset:		0xFF							
Description:		To initiate ADC o	lata acquisi	tion.					
[7:0] <b>CH[7:0]</b> : ADC channel data capture									
		Write '1' to initiat	te data acqu	uisition for the c	orresponding o	hannel. Writing '0' h	nas no effect.		
	Reads '1' if conversion is completed. Reads '0' if conversion is in progress.								

### ADC\_DATA\_CHn

## ADC channel data registers

11	10	9	8	7	6	5	4	3	2	1	0
	DATA[11:0]										
Address	Address: Add address										
Туре:		R/W	R/W								
Reset:		0x00	0x0000								
Descrip	tion:	ADC	ADC data register 0-7 (DATA_CHn=0 -7)								

[11:0] DATA[11:0]: ADC channel data

If TSC is enabled, CH3-0 is used for TSC and all readings to these channels give 0x0000

The ADC in STMPE811 operates on an internal RC clock with a typical frequency of 6.5 MHz. The total conversion time in ADC mode depends on the "SampleTime" setting, and the clock division field 'Freq'.

The following table shows the conversion time based on 6.5 MHz, 3.25 MHz and 1.625 MHz clock.

Table 14. AD	OC conversion time	

Sample time setting	Conversion time in ADC clock	6.5 MHz (154 ns)	3.25 MHz (308 ns)	1.625 MHz (615 ns)
000	36	5.5 µs (180 kHz)	11 µs (90 kHz)	22 µs (45 kHz)
001	44	6.8 µs (147 kHz)	13.6 µs (74 kHz)	27 μs (36 kHz)
010	56	8.6 µs (116 kHz)	17.2 µs (58 kHz)	34.4 µs (29 kHz)
011	64	9.9 µs (101 kHz)	19.8 µs (51 kHz)	39.6 µs (25 kHz)



Sample time setting	Conversion time in ADC clock	6.5 MHz (154 ns)	3.25 MHz (308 ns)	1.625 MHz (615 ns)	
100	80	12.3 µs(81.5 kHz)	24.6 µs (41 kHz)	49.2 µs (20 kHz)	
101	96	14.8 µs (67.6 kHz)	28.8 µs (33 kHz)	59.2 µs (17 kHz)	
110	124	19.1 µs (52.3 kHz)	38.2 µs (26 kHz)	56.4 µs (13 kHz)	

 Table 14.
 ADC conversion time

32/65



## 10 Touchscreen controller

The STMPE811 is integrated with a hard-wired touchscreen controller for 4-wire resistive type touchscreen. The touchscreen controller is able to operate completely autonomously, and interrupt the connected CPU only when a pre-defined event occurs.




Figure 9. Touchscreen controller block diagram

### 10.1 Driver and switch control unit

The driver and switch control unit allows coordination of the ADC and the MUX/switch. With the coordination of this unit, a stream of data is produced at a selected frequency.

The touchscreen drivers can be configured with 2 current ratings: 20 mA or 50 mA. In the case where multiple touch-down on the screen is causing a short, the current from the driver is limited to these values. Tolerance of these current setting is  $\pm$  25%.

### **Movement tracking**

The "Tracking Index" in the TSC\_CTRL register specifies a value, which determines the distance between the current touch position and the previous touch position. If the distance is shorter than the tracking index, it is discarded.

The tracking is calculated by summation of the horizontal and vertical movement. Movement is only reported if:

(Current X - Previously Reported X) + (Current Y - Previously Reported Y) > Tracking Index

If pressure reporting is enabled (X/Y/Z), an increase in pressure override the movement tracking and report the new data set, even if X/Y is within the previous tracking index. This is to ensure that a slow touch is not discarded.

If pressure data is not used, select X/Y mode in touchscreen data acquisition. (Opmode field in TSCControl register).




57

### Window tracking

The -WDW\_X and WDW\_Y registers allow to pre-set a sub-window in the touchscreen such that any touch position that is outside the sub-window is discarded.






### FIFO

FIFO has a depth of 128 sectors. This is enough for 128 sets of touch data at maximum resolution (2 x 12 bits). FIFO can be programmed to generate an interrupt when it is filled to a pre-determined level.

### Sampling

The STMPE811 touchscreen controller has an internal 180 kHz, 12-bit ADC able to execute autonomous driving/sampling. Each "sample" consists of 4 ADC readings that provide the X and Y locations, as well as the touch pressure.






Doc ID 14489 Rev 6

### Sampling time calculation

The equation for a complete sampling cycle is described below.





### Oversampling and averaging function

The STMPE811 touchscreen controller can be configured to oversample by 2/4/8 times and provide the averaged value as final output. This feature helps to reduce the effect of surrounding noise.

Address	Register name	Bit	Туре	Function
0x40	TSC_CTRL	8	R/W	4-wire touchscreen controller setup
0x41	TSC_CFG	8	R/W	TSC configuration register
0x42	WDW_TR_X	16	R/W	Window setup for top right X
0x44	WDW_TR_Y	16	R/W	Window setup for top right Y
0x46	WDW_TR_X	16	R/W	Window setup for bottom left X
0x48	WDW_TR_Y	16	R/W	Window setup for bottom left Y
0x4A	FIFO_TH	8	R/W	FIFO level to generate interrupt
0x4B	FIFO_STA	8	R/W	Current status of FIFO
0x4C	FIFO_SIZE	8	R	Current filled level of FIFO
0x4D	TSC_DATA_X	16	R	Data port for TSC data access
0x4F	TSC_DATA_Y	16	R	Data port for TSC data access

 Table 15.
 Touchscreen controller register summary table



	· · · · · · · · · · · · · · · · · · ·						
Address	Register name	Bit	Туре	Function			
0x51	TSC_DATA_Z	8	R	Data port for TSC data access			
0x52	TSC_DATA_XYZ	32	R	Data port for TSC data access			
0x56	TSC_FRACT_Z	8	R/W	Touchscreen controller FRACTION_Z			
0x57	TSC_DATA	8	R	Touchscreen controller data access port			
0x58	TSC_I_DRIVE	8	R/W	Touchscreen controller drive I			
0x59	TSC_SHIELD	8	R/W	Touchscreen controller shield			

 Table 15.
 Touchscreen controller register summary table

36/65



							in or regio
7	6	5	4	3	2	1	0
TSC_STA		TRACK			OP_MOD		EN
Address:		0x40					
Туре:		R/W					
Reset:		0x90					
Description:		4-wire touchsci	reen contr	oller (TSC) s	setup.		
	[7]	TSC_STA: TSC Reads '1' when t Reads '0' when t Writing to this rea	ouch is det ouch is not	detected			
	[6:4]	<b>TRACK</b> : Tracking 000: No window 001: 4 010: 8 011: 16 100: 32 101: 64 110: 92 111: 127	-				
	[3:1]	<b>OP_MOD</b> : TSC ( 000: X, Y, Z acqu 001: X, Y only 010: X only 011: Y only 100: Z only This field cannot	uisition		= 1		
	[0]	EN: Enable TSC					

## TSC\_CTRL

## touchscreen controller control register

## TSC\_CFG

## Touchscreen controller configuration register

7	6	5	4	3	2	1	0
AVE_CTRL_1	AVE_CTRL_0	TOUCH_DET _DELAY_2	TOUCH_DET _DELAY_1	TOUCH_DET _DELAY_0	SETTLING_2	SETTLING_1	SETTLING_0
Address:	0x4	41					
Туре:	R/\	N					
Descriptio	n: Tou	uchscreen o	controller co	onfiguration	register.		
	[7:6] [ <b>AV</b>	/E_CTRL_1/	0: Average o	ontrol			
	00=	=1 sample					
	01=	=2 samples					
	10=	=4 samples					
	11=	=8 samples					
Туре:	R/N n: Tou [7:6] [AV 00= 01= 10=	<i>N</i> uchscreen o / <b>E_CTRL_1</b> / =1 sample =2 samples =4 samples		-	register.		



#### [5:3] **TOUCH\_DET\_DELAY\_2/1/0**: Touch detect delay

000 - 10 μs

- 001 50 μs
- $010 = 100 \ \mu s$
- 011 = 500 μs
- 100 = 1 ms
- 101 = 5 ms
- 110 = 10 ms
- 111 = 50 ms
- [2:0] SETTLING: Panel driver settling time<sup>(1)</sup>
  - 000 = 10 μs
  - $001 = 100 \ \mu s$  $010 = 500 \ \mu S$
  - 011 =1 ms
  - 100 = 5 ms
  - 101 = 10 ms
  - 110 = 50 ms
  - 111 =100 ms
- 1. For large panels (> 6"), a capacitor of 10 nF is recommended at the touchscreen terminals for noise filtering. In this case, settling time of 1 ms or more is recommended.



## 10.2 Touch detect delay

Touch Detect Delay is an additional method used to compensate for the time it takes for the panel voltage to be pulled high during a non-touch condition.

For example, the way it works to detect a touch:

X+ is pulled high and Y+ is driven low. After Touch Detect Delay is expired the level of X+ is read. If no touch, X+ is high. If there is a touch, X+ is low.

If the initial voltage of X+ is low before being pulled high by the internal resistor, especially if a filtering capacitor is connected, this time needs to be compensated. The Touch Delay setting provides time for the voltage to be pulled high in a non-touch condition and avoids a false report of a touch condition.

Normally the Touch Detect Delay needs to be long enough to allow the voltage to rise to V+ in a non-touch condition and this will depend on the presence of external filtering capacitors. For more details on recommendation of Touch Detect delay register setting, refer to STMPE811 Application Note (AN2825 ST document).



### WDW\_TR\_X

## Window setup for top right X

7		6	5	4	3	2	1	0		
	TR_X [11:0]									
Address:	0x42									
Туре:	R/W									
Reset:	0x0FFF									
Description:	t X coordi	nates.								
[11:0	] TR_X: Bit 11:0 of top right	t X coordi	nates							

## WDW\_TR\_Y

## Window setup for top right Y

	6	5	4	3	2	1	0	
TR_Y [11:0]								
0x44								
R/W								
0x0FFF								
Window setup for top right N	/ coordi	nates.						
TR_X: Bit 11:0 of top right Y	/ coordii	nates						
	R/W 0x0FFF Window setup for top right V	0x44 R/W 0x0FFF Window setup for top right Y coordin	TR_Y [11:0] 0x44 R/W	TR_Y [11:0] 0x44 R/W 0x0FFF Window setup for top right Y coordinates.	TR_Y [11:0] 0x44 R/W 0x0FFF Window setup for top right Y coordinates.	TR_Y [11:0] 0x44 R/W 0x0FFF Window setup for top right Y coordinates.	TR_Y [11:0] 0x44 R/W 0x0FFF Window setup for top right Y coordinates.	

## WDW\_BL\_X

## Window setup for bottom left X

7		6	5	4	3	2	1	0	
BL_X [11:0]									
Address:	0x46								
Туре:	R/W								
Reset:	0x0000								
Description:	Window setup for bottom	ı left X coo	rdinates						
[11:0	)] BL_X: Bit 11:0 of bottom	left X cool	rdinates						

W	D٧	V	BI	LΥ
		_	-	_

### Window setup for bottom left Y

7		6	5	4	3	2	1	0	
	BL_Y [11:0]								
Address:	0x48								
Туре:	R/W								
Reset:	0x0000								
Description:	Window setup for bottom	left Y coo	rdinates						
[11:0	] <b>BL_X</b> : Bit 11:0 of bottom	left Y coo	rdinates						



FIFO_TH						F	FO threshold
7	6	5	4	3	2	1	0
				FIFO_TH			
Address:		0x4A					
Туре:		R/W					
Reset:		0x00					
Description:		Triggers an inte as zero.	errupt upon re	eaching or exc	eeding the thres	nold value. This fi	eld must not be set
	[7:0]	FIFO_TH: touc	chscreen cont	roller FIFO th	reshold		

## FIFO\_STA

## **FIFO status**

7	6	5	4	3	2	1	0
FIFO_OFLOW	FIFO_FULL	FIFO_EMPTY	FIFO_TH_TRIG		RESERVED		FIFO_RESET
Address:	0x4B						
Туре:	R/W						
Reset:	0x20						
Description:	[7] <b>FIFO</b> _	it status of FIF <b>OFLOW</b> : 1 if FIFO is ov					
	[6] <b>FIFO_</b> Reads	FULL: 1 if FIFO is fu	II				
	[5] <b>FIFO_</b> Reads	EMPTY: 1 if FIFO is er	npty				
		rrent FIFO size	e is still below t e is at or beyon				
	[3:1] RESE	RVED					
	Write '	0' : FIFO put o 1' : Resets FIF	ut of reset mod O. All data in F d, FIFO resets	IFO are cle			



7 6 RESERVED	5	4	3	2 D_SIZE	1	0
			1110			
Address:	0x4C					
Туре:	R					
Reset:	0x00					
Description:	Current numb	-				
[7:0]	FIFO_SIZE: Nu	mber of sam	ples available			
TSC_DATA_X						TSC_DATA_X
 11 10	9 8	7 6	5	4 3	2	1 0
	<u> </u>		DATAY[11:0]			
Address:	0x4D					
Туре:	R					
Reset:	0x0000					
Description:	Bit 11:0 of X d	lata				
-	DATAY[11:0]: B					
		11100txd	ata			
[11.0]		at 11:0 of X d	ata			
		at 11:0 of X d	ata			TSC_DATA_Y
	9 8	7 6	ata 5	4 3	2	<b>TSC_DATA_Y</b> 1 0
TSC_DATA_Y				4 3	2	
<b>TSC_DATA_Y</b> 11 10			5	4 3	2	
TSC_DATA_Y 11 10 Address:	9 8		5	4 3	2	
TSC_DATA_Y 11 10 Address: Type:	9 8 0x4F		5	4 3	2	
TSC_DATA_Y 11 10 Address: Type: Reset:	9 8 0x4F R	7 6	5	4 3	2	
TSC_DATA_Y 11 10 Address: Type: Reset: Description:	9 8 0x4F R 0x0000	7 6	5 DATAY[11:0]	4 3	2	
TSC_DATA_Y 11 10 Address: Type: Reset: Description: [11:0]	9 8 0x4F R 0x0000 Bit 11:0 of Y d	7 6	5 DATAY[11:0]	4 3	2	1 0
TSC_DATA_Y 11 10 Address: Type: Reset: Description: [11:0]	9 8 0x4F R 0x0000 Bit 11:0 of Y d	7 6	5 DATAY[11:0]	4 3	2	1 0
TSC_DATA_Y 11 10 Address: Type: Reset: Description:	9 8 0x4F R 0x0000 Bit 11:0 of Y d	7 6	5 DATAY[11:0] ata	4 3	2	TSC_DATA_Y 1 0 TSC_DATA_Z
TSC_DATA_Y 11 10 Address: Type: Reset: Description: [11:0] TSC_DATA_Z	9 8 0x4F R 0x0000 Bit 11:0 of Y d DATAY[11:0]: b	7 6 lata. it 11:0 of Y d	5 DATAY[11:0] ata			1 0 TSC_DATA_Z
TSC_DATA_Y 11 10 Address: Type: Reset: Description: [11:0] TSC_DATA_Z 7 6	9 8 0x4F R 0x0000 Bit 11:0 of Y d DATAY[11:0]: b	7 6 lata. it 11:0 of Y d	5 DATAY[11:0] ata			1 0 TSC_DATA_Z
TSC_DATA_Y 11 10 Address: Type: Reset: Description: [11:0] TSC_DATA_Z 7 6 Address:	9 8 0x4F R 0x0000 Bit 11:0 of Y d DATAY[11:0]: b	7 6 lata. it 11:0 of Y d	5 DATAY[11:0] ata			1 0 TSC_DATA_Z
TSC_DATA_Y 11 10 Address: Type: Reset: Description: [11:0] TSC_DATA_Z	9 8 0x4F R 0x0000 Bit 11:0 of Y d DATAY[11:0]: b	7 6 lata. it 11:0 of Y d	5 DATAY[11:0] ata			1 0 TSC_DATA_Z
TSC_DATA_Y 11 10 Address: Type: Reset: Description: [11:0] TSC_DATA_Z 7 6 Address: Type: Type:	9 8 0x4F R 0x0000 Bit 11:0 of Y d DATAY[11:0]: b 5 0x51 R	7 6 lata. it 11:0 of Y d	5 DATAY[11:0] ata			<u>1</u> 0

**Touchscreen controller** 



7

**Touchscreen controller DATA** 

#### TSC\_DATA\_XYZ

-	_						
	6	5	4	3	2	1	0
				DATA			

Туре:

Reset: 0x00

**Description:** Data port for TSC data access

R

[11:0] DATA: data bytes from TSC FIFO

The data format from the TSC\_DATA register depends on the setting of "OpMode" field in TSC\_CTRL register. The samples acquired are accessed in "packed samples". The size of each "packed sample" depends on which mode the touchscreen controller is operating in.

The TSC\_DATA register can be accessed in 2 modes:

- Autoincrement
- Non autoincrement

To access the 128-sets buffer, the non autoincrement mode should be used.

TSC_CTRL in operation mode	Number of bytes to read from TSC_DATA_XYZ	Byte0	Byte1	Byte2	Byte3
000	4	[11:4] of X	[3:0] of X [11:8] of Y	[7:0] of Y	[7:0] of Z
001	3	[11:4] of X	[3:0] of X [11:8] of Y	[7:0] of Y	-
010	2	[11:4] of X	[3:0] of X	_	_
011	2	[11:4] of Y	[3:0] of Y	_	_
100	1	[7:0] of Z	-	_	_

Table 16. Touchscreen controller DATA register



#### 7 6 5 3 2 4 1 0 RESERVED FRACTION\_Z Address: 0x56 Type: R **Reset:** 0x00 **Description:** This register allows to select the range and accuracy of the pressure measurement [7:3] RESERVED [2:0] FRACTION\_Z: 000: Fractional part is 0, whole part is 8 001: Fractional part is 1, whole part is 7 010: Fractional part is 2, whole part is 6 011: Fractional part is 3, whole part is 5 100: Fractional part is 4, whole part is 4 101: Fractional part is 5, whole part is 3 110: Fractional part is 6, whole part is 2 111: Fractional part is 7, whole part is 1

#### TSC\_FRACTION\_Z

#### Touchscreen controller FRACTION\_Z

TSC_I_DRIVE
-------------

#### Touchscreen controller drive I

7	6	5	4	3	2	1	0			
			DRIVE							
Address:	C	x58								
Туре:	F	R/W	3/W							
Reset:	C	0x00								
Description:		This register sets the current limit value of the touchscreen drivers RESERVED								
	C	DRIVE: maximu D: 20 mA typica I: 50 mA typica	l, 35 mA ma	x	reen controller (T	SC) driving channe	Ð			

### **TSC\_SHIELD**

#### **Touchscreen controller shield**

7	6	5	4	3	2	1	0
	RESE	RVED		X+	Х-	Y+	Y-
Address:	0x5	59					
Туре:	R						
Reset:	0x0	00					
Description:	Wr	iting each b	it would gr	ound the co	prresponding tou	chscreen wire	
	[7:4] <b>RE</b>	SERVED					

[3:0] **SHIELD[3:0]**:

Write 1 to GND X+, X-, Y+, Y- lines



## **11** Touchscreen controller programming sequence

The following are the steps to configure the touchscreen controller (TSC):

- a) Disable the clock gating for the touchscreen controller and ADC in the SYS\_CFG2 register.
- b) Configure the touchscreen operating mode and the window tracking index.
- c) A touch detection status may also be enabled through enabling the corresponding interrupt flag. With this interrupt, the user is informed through an interrupt when the touch is detected as well as lifted.
- d) Configure the TSC\_CFG register to specify the "panel voltage settling time", touch detection delays and the averaging method used.
- A windowing feature may also be enabled through TSCWdwTRX, TSCWdwTRY, TSCWdwBLX and TSCWdwBLY registers. By default, the windowing covers the entire touch panel.
- f) Configure the TSC\_FIFO\_TH register to specify the threshold value to cause an interrupt. The corresponding interrupt bit in the interrupt module must also be enabled. This interrupt bit should be masked off during data fetching from the FIFO in order to prevent an unnecessary trigger of this interrupt. Upon completion of the data fetching, this bit can be re-enabled
- g) By default, the FIFO\_RESET bit in the TSC\_FIFO\_CTRL\_STA register holds the FIFO in Reset mode. Upon enabling the touchscreen controller (through the EN bit in TSC\_CTRL), this FIFO reset is automatically deasserted. The FIFO status may be observed from the TSC\_FIFO\_CTRL\_STA register or alternatively through the interrupt.
- h) Once the data is filled beyond the FIFO threshold value, an interrupt is triggered (assuming the corresponding interrupt is being enabled). The user is required to continuously read out the data set until the current FIFO size is below the threshold, then, the user may clear the interrupt flag. As long as the current FIFO size exceeds the threshold value, an interrupt from the touchscreen controller is sent to the interrupt module. Therefore, even if the interrupt flag is cleared, the interrupt flag is automatically asserted, as long as the FIFO size exceeds the threshold value.
- i) The current FIFO size can be obtained from the TSC\_FIFO\_Sz register. This information may assists the user in how many data sets are to be read out from the FIFO, if the user intends to read all in one shot. The user may also read a data set by a data set.
- j) The TSC\_DATA\_X register holds the X-coordinates. This register can be used in all touchscreen operating modes.
- k) The TSC\_DATA\_Y register holds the Y-coordinates. TSC\_DATA\_Y register holds the Y-coordinates.
- The TSC\_DATA\_Z register holds the Z value. TSC\_DATA\_Z register holds the Zcoordinates.
- m) The TSCDATA\_XYZ register holds the X, Y and Z values. These values are packed into 4 bytes. This register can only be used when the touchscreen operating mode is 000 and 001. This register is to facilitate less byte read.
- n) For the TSC\_FRACT\_Z register, the user may configure it based on the touchscreen panel resistance. This allows the user to specify the resolution of the



Z value. With the Z value obtained from the register, the user simply needs to multiply the Z value with the touchscreen panel resistance to obtain the touch resistance.

- o) The TSC\_DATA register allows facilitation of another reading format with minimum I<sup>2</sup>C transaction overhead by using the non autoincrement mode (or equivalent mode in SPI). The data format is the same as TSC\_DATA\_XYZ, with the exception that all the data fetched are from the same address.
- p) Enable the EN bit of the TSC\_CTRL register to start the touch detection and data acquisition.
- q) During the auto-hibernate mode, a touch detection can cause a wake-up to the device only when the TSC is enabled and the touch detect status interrupt mask is enabled.
- r) In order to prevent confusion, it is recommended that the user not mix the data fetching format (TSC\_DATA\_X, TSC\_DATA\_Y, TSC\_DATA\_Z, TSC\_DATA\_XYZ and TSC\_DATA) between one reading and the next.
- s) It is also recommended that the user should perform a FIFO reset and TSC disabling when the ADC or TSC setting are reconfigured.



## **12** Temperature sensor

The STMPE811 internal temperature sensor can be used as a reference for compensation of the touchscreen parameters. Temperature measurement is optimised for temperature from 0  $^{\circ}$  C to 85  $^{\circ}$  C.

Address	Register name Bit		Function
0x60	TEMP_CTRL	8	Temperature sensor setup
0x61	TEMP_DATA	16	Temperature data access port
0x63	TEMP_TH	16	Threshold for temperature controlled interrupt

Table 17. Touchscreen parameters

48/65



**TEMP\_CTRL** 

Temperature sensor setup

#### 7 6 2 0 5 4 3 1 RESERVED THRES\_RANGE THRES\_EN ACQ\_MOD ACQ ENABLE Address: 0x60 R/W Type: **Reset:** 0x00 **Description:** Temperature sensor setup [7:5] RESERVED [4] THRES\_RANGE: '0' assert interrupt if temperature is >= threshold '1' assert interrupt if otherwise [3] **THRES\_EN**: temperature threshold enable [2] ACQ\_MOD: '0' to acquire temperature for once only '1' to acquire temperature every 10mS [1] ACQ [0] ENABLE

#### TEMP\_DATA

#### Temperature data

11	10	9	8	7	6	5	4	3	2	1	0
						TEMPERA	TURE				
Address	:	0x61 is MSB, 0x62 is LSB									
Туре:		R	R								
Reset:		0x0	0x00								
Descript	ion:	Tem	Temperature data access port								
[11:0] <b>TEMPERATURE</b> : Temperature reading											
	Absolute temperature										
	= ( V <sub>IO</sub> * temperature [11:0] ) / 7.51 (12-bit ADC) = ( V <sub>IO</sub> * temperature [9:0] ) / 7.51 (10-bit ADC)										
		-						ure acqui	sition.		
		Varia	ations in	V <sub>IO</sub> direc	tly affect	the accu	iracy of t	emperatu	re acquired.		



TEMP_	TH								Tem	perature t	hreshold
11	10	9	8	7	6	5	4	3	2	1	0
						TEMP_T	Н				
Address	:	0x6	3 is MSI	3, 0x64	is LSB						
Туре:		R/W	R/W								
Reset:		0x0	C								
Descript	tion:	Thre	shold for	r tempera	ature con	trolled in	terrupt				
	[11:0	) <b>TEM</b>	IP_TH: te	emperatu	ire thres	nold					

50/65

Doc ID 14489 Rev 6



## 13 GPIO controller


A total of 8 GPIOs are available in the STMPE811 port expander device. Most of the GPIOs share physical pins with some alternate functions. The GPIO controller contains the registers that allow the host system to configure each of the pins into either a GPIO, or one of the alternate functions. Unused GPIOs should be configured as outputs to minimize power consumption.

A group of registers are used to control the exact function of each of the 8 GPIOs. The registers and their respective addresses are listed in the following table.

Address	Register name	Size (bit)	Function
0x10	GPIO_SET_PIN	8	Set pin register
0x11	GPIO_CLR_PIN	8	Clear pin state
0x12	GPIO_MP_STA	8	Monitor pin state
0x13	GPIO_DIR	8	Set pin direction
0x14	GPIO_ED	8	Edge detect status
0x15	GPIO_RE	8	Rising edge detection enable
0x16	GPIO_FE	8	Falling edge detection enable
0x17	GPIO_ALT_FUNCT	8	Alternate function register

Table 18. GPIO control registers

All GPIO registers are named as GPIO-x, where x represents the functional group.



#### GPIO\_SET\_PIN

Address:	0x10
Туре:	R/W
Reset:	0x00
Description:	GPIO set pin register.
	Writing 1 to this bit causes the corresponding GPIO to go to 1 state.
	Writing 0 has no effect.



**GPIO** set pin register

Clear pin state register

### **GPIO\_CLR\_PIN**

Address:	0x11
Туре:	R/W
Reset:	0x00
Description:	GPIO clear pin state register.
	Writing '1' to this bit causes the corresponding GPIO to go to 0 state.
	Writing '0' has no effect.

#### GPIO\_MP\_STA

## GPIO monitor pin state register

Address:	0x12
Туре:	R/W
Reset:	0x00
Description:	GPIO monitor pin state.
	Reading this bit yields the current state of the bit. Writing has no effect.

### **GPIO\_DIR**

## **GPIO** set pin direction

Address:	0x13
Туре:	R/W
Reset:	0x00
Description:	GPIO set pin direction register.
	Writing '0' sets the corresponding GPIO to input state, and '1' sets it to output state. All bits are '0' on reset.

## **GPIO\_ED\_STA**

## GPIO edge detect status

Address:	0x14
Туре:	R/W
Reset:	0x00
Description:	GPIO edge detect status register. An edge transition has been detected.



GPIO_RE	Rising edge register
Address:	0x15
Туре:	R/W
Reset:	0x00
Description:	GPIO rising edge detection enable register.
	Setting this bit to '1' would enable the detection of the rising edge transition.
	The detection would be reflected in the GPIO edge detect status register.
GPIO_FE	Falling edge detection enable register
Address:	0x16
Туре:	R/W
Reset:	0x00
Description:	Setting this bit to '1' would enable the detection of the falling edge transition.
	The detection would be reflected in the GPIO edge detect status register.

GPIO_ALT_FL	NCT Alternate function register
Address:	0x17
Туре:	R/W
Reset:	0x0F
Description:	Alternate function register. "'0' sets the corresponding pin to function as touchscreen/ADC, and '1' sets it into GPIO mode.

### 13.0.1 Power supply

The STMPE811 GPIO operates from a separate supply pin (V<sub>IO</sub>). This dedicated supply pin provides a level-shifting feature to the STMPE811. The GPIO remains valid until V<sub>IO</sub> is removed.

The host system may choose to turn off V<sub>cc</sub> supply while keeping V<sub>IO</sub> supplied. However it is not allowed to turn off supply to V<sub>IO</sub>, while keeping the Vcc supplied.

The touchscreen is always powered by  $V_{IO}.$  For better resolution and noise immunity,  $V_{IO}$  above 2.8 V is advised.

### 13.0.2 Power-up reset (POR)

The STMPE811 is equipped with an internal POR circuit that holds the device in reset state, until the  $V_{IO}$  supply input is valid. The internal POR is tied to the  $V_{IO}$  supply pin.

On power-up reset, all GPIOs are set as input.



## 14 Maximum rating

Stressing the device above the ratings listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device's reliability.

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	4.5	V
V <sub>IO</sub>	GPIO supply voltage	4.5	V
ESD	ESD protection on each GPIO pin (air discharge)	4	kV
Т	Operating temperature	-40 - 85	°C
T <sub>STG</sub>	Storage temperature	-65 - 155	°C
TJ	Thermal resistance junction-ambient	96	°C/W

Table 19. Absolute maximum ratings



# 14.1 Recommended operating conditions

Table 20. Power consumption

Symbol	Parameter	Test condition	Value			Unit
Symbol	Farameter	Test condition	Min	Тур	Max	Onit
Vcc	I/O supply voltage	Vio >= Vcc	1.65	_	3.6	V
V <sub>IO</sub>	Core supply voltage		1.65	_	3.6	V
I <sub>CC-active</sub>	Core supply current	Touchscreen controller at 100 Hz sampling V <sub>CC</sub> = 1.8 - 3.3 V	_	0.5	1.0	μΑ
I <sub>IO-active</sub>	I/O supply current	Touchscreen controller at 100 Hz sampling V <sub>IO</sub> = 1.8 V	_	0.8	1.2	mA
I <sub>IO-active</sub>	I/O supply current	Touchscreen controller at 100 Hz sampling V <sub>IO</sub> = 3.3 V	_	2.0	2.8	mA
I <sub>CC-</sub> hibernate	Core supply current	Hibernate state, no I2C/SPI activity $V_{CC} = 1.8 V$	_	0.5	1	μΑ
	I/O supply current	Hibernate state, no I2C/SPI activity $V_{IO} = 1.8 - 3.3 V$	_	0.5	1	μΑ
I <sub>IO-hibernate</sub>		Hibernate state, no I2C/SPI activity $V_{IO} = 3.3 V$	_	1.0	3.0	μA



# **15 Electrical specifications**

Table 21.DC electrical characteristics (-40 °C to 85 °C) all GPIOs comply to JEDEC<br/>standard JESD-8-7)

Symbol	Devementer	Test condition		Unit		
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input voltage low state	V <sub>IO</sub> = 1.8 – 3.3 V	-0.3 V	_	0.20 V <sub>IO</sub>	V
V <sub>IH</sub>	Input voltage high state	V <sub>IO</sub> = 1.8 – 3.3 V	0.80 V <sub>IO</sub>	Ι	V <sub>IO</sub> + 0.3 V	V
V <sub>OL</sub>	Output voltage low state	$V_{\rm IO} = 1.8 V,$	-0.3 V	Ι	0.15 V <sub>IO</sub>	V
V <sub>OH</sub>	Output voltage high state	I <sub>OL</sub> = 4 mA V <sub>IO</sub> = 3.3 V, I <sub>OL</sub> = 8 mA	0.85 V <sub>IO</sub>	_	_	V
V <sub>OL</sub> (I <sup>2</sup> C/SPI)	Output voltage low state	V <sub>CC</sub> = 1.8 V, I <sub>OL</sub> = 4 mA	-0.3 V	_	0.15 V <sub>CC</sub>	V
V <sub>OH</sub> (I <sup>2</sup> C/SPI)	Output voltage high state	V <sub>CC</sub> = 3.3 V, I <sub>OL</sub> = 8 mA	0.85 V <sub>CC</sub>	_	V <sub>CC</sub> +0.3V	V

#### Table 22. AC electrical characteristics (-40 $^{\circ}$ C to 85 $^{\circ}$ C)

Symbol	Parameter	Parameter Test condition		Value		
Symbol	Faidilielei	Test condition	Min	Тур	Max	Unit
CLKI2C <sub>max</sub>	I <sup>2</sup> C maximum SCLK	V <sub>IO</sub> = 1.8 - 3.3 V	400	—	—	kHz
CLKSPI <sub>max</sub>	SPI maximum clock	V <sub>IO</sub> = 1.8 V	800	-	_	kHz
OLIVOI Imax	SI THAXIMUM CIOCK	V <sub>IO</sub> = 3.3 V	1000	Ι	-	kHz



Parameter	Test condition		Unit		
Parameter		Min	Тур	Max	Unit
Full-scale input span		0	—	V <sub>ref</sub>	V
Absolute input range		_	_	V <sub>CC</sub> +0.2	V
Input capacitance		_	25	_	pF
Leakage current		_	0.1	_	μA
Resolution		_	12	_	Bits
No missing codes		11		_	Bits
Integral linearity error		_	±4	_	Bits
Offset error		_	±5	_	LSB
Gain error		_	±14	±18	LSB
Noise	Including internal V <sub>ref</sub>	_	70	_	μVrms
Power supply rejection ratio		_	50	—	dB
Throughput rate		_	180	_	ksps

Table 23.ADC specification (-40 °C to 85 °C)

### Table 24.Switch drivers specification

Parameter	Test condition	Value			Unit
Falameter	Test condition	Min	Тур	Max	Unit
ON resistance X+, Y+		—	5.5	_	Ω
ON resistance X-, Y-		—	7.3	_	Ω
Drive current	Duration 100 ms	_	_	50	mA



# 16 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

58/65






Figure 13. Package outline for QFN16 (3 x 3 x 1 mm) - 0.50 pitch

1. Drawing not to scale.



Die 25. Package		QFN16 (3 X 3 X 1 mm) -		
Symbol		Millimeters		
Cymbol	Min	Тур	Мах	
A	0.80	0.90	1.00	
A1	_	0.02	0.05	
A3	_	0.20	_	
b	0.18	0.25	0.30	
D	2.85	3.00	3.15	
D1	_	1.50	_	
D2		See exposed pad variation		
E	2.85	3.00	3.15	
E1	_	1.50	_	
E2	See exposed pad variation			
e	0.45	0.50	0.55	
L	0.30	0.40	0.50	
ddd	_	_	0.05	


 Table 25.
 Package mechanical data for QFN16 (3 x 3 x 1 mm) - 0.50 pitch

#### Table 26.Exposed pad variation

Symbol		Millimeters	
Gymbol	Min	Тур	Мах
D2	1.70	1.80	1.90
E2	1.70	1.80	1.90







1. Drawing not to scale.

#### Table 27. Footprint dimensions

Symbol	Millimeters		
	Min	Тур	Мах
A	_	3.8	_
В	_	3.8	_
С	_	0.5	_
D	_	0.3	_
E	_	0.8	_
F	_	1.5	_
G	_	0.35	_






Figure 15. Carrier tape for QFN16 (3 x 3 x 1 mm) - 0.50 pitch

1. Drawing not to scale.








Figure 16. Reel information for QFN16 (3 x 3 x 1 mm) - 0.50 pitch



# 17 Revision history

Date	Revision	Changes	
09-Jun-2008	1	Initial release.	
22-Apr-2009	2	Document status promoted from preliminary data to datasheet. Modified: title and package silhouette in the cover page. Section 6: STMPE811 registers, Section 7: System and identification registers, Section 10: Touchscreen controller and Section 13: GPIO controller: content reworked to improve readability, no technical changes. Updated: Figure 6, Table 3, Section 14: Maximum rating and Section 16: Package mechanical data.	
22-Sep-2010	3	3 Modified: <i>Table 11: Register summary map table</i> and information related to the TSC_DATA_X register.	
10-Jan-2011	4	Updated: <i>Table 11: Register summary map table</i> and information related to the ADC control register, <i>Table 13: ADC controller register summary table</i> and removed Table 25.	
18-Apr-2011	5	Updated: Temperature sensors registers information.	
19-Sep-2011	6	Added new section: <i>Section 10.2: Touch detect delay</i> Updated V <sub>CC</sub> parameter description: <i>Table 20</i>	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 14489 Rev 6