SEmiconductor, Inc.

# High-Performance CMOS Two Channel 4PST Switch 

## FEATURES

- Low on-resistance: $r_{\text {DS(on) }}=5 \Omega$
- Wide bandwidth: 1.3 GHz (-3dB point)
- Crosstalk:
-100 dB @ $50 \mathrm{KHz},-70 \mathrm{~dB}$ @ 5MHz, -50dB @ 30MHz
- Off-isolation:
-90dB @ 50KHz, -60dB @ 5MHz, -55 dB @ 30MHz,
- Single 5V supply
- Bidirectional signal flow
- TTL compatible control inputs
- Ultra-low quiescent current: $3 \mu \mathrm{~A}$
- Switch turn on time of 6.5 ns


## APPLICATIONS

- High-speed video signal switching/routing
- HDTV-quality video signal routing
- Audio signal switching/routing
- Data acquisition
- ATE systems
- Telecomm routing
- Token Ring transceivers
- High-speed networking


## GENERAL DESCRIPTION

The QS4A105Q is a high-performance CMOS Two-Channel 4PST switch with 3 -state outputs. The low on-resistance of the QS4A105Q allows inputs to be connected to outputs with low insertion loss and high bandwidth.
The QS4A105Q with 1.3 GHz bandwidth, makes it ideal for high-performance video signal switching, audio signal switching, and telecomm routing applications. Low power dissipation makes this device ideal for battery operated and remote instrumentation applications.
The QS4A105Q is offered in the QSOP package which has several advantages over conventional packages such as PDIP and SOIC including:

- Reduced signal delays due to denser component packaging on circuit boards
Reduced system noise due to less pin inductance


## Figure 1. Functional Block Diagram



Figure 2. Pin Configuration
(All Pins Top View)


Table 1. Pin Definitions

| Name | I/O | Description |
| :---: | :---: | :--- |
| $\overline{\mathrm{E} 1}, \overline{\mathrm{E} 2}$ | I | Enable |
| $A_{N}, B_{N}$ | $1 / O$ | Port A, Port B |
| $\mathrm{C}_{N}, D_{N}$ | $1 / O$ | Port C, Port D |

Table 2. Function Table

| $\overline{\mathbf{E 1}}$ | $\overline{\mathbf{E 2}}$ | $\mathbf{A}_{\mathbf{N}}, \mathbf{C}_{\mathbf{N}} \mathbf{I} / \mathbf{0} \mathbf{s}$ | $\mathbf{B}_{\mathbf{N}}, \mathbf{D}_{\mathbf{N}} \mathbf{I} / \mathbf{0} \mathbf{s}$ |
| :---: | :---: | :---: | :---: |
| H | H | Disconnected | Disconnected |
| L | H | $\mathrm{A}_{\mathrm{N}}=\mathrm{C}_{\mathrm{N}}$ | Disconnected |
| H | L | Disconnected | $\mathrm{B}_{N}=\mathrm{D}_{\mathrm{N}}$ |
| L | L | $\mathrm{A}_{\mathrm{N}}=\mathrm{C}_{\mathrm{N}}$ | $\mathrm{B}_{\mathrm{N}}=\mathrm{D}_{\mathrm{N}}$ |

Table 3. Absolute Maximum Ratings

| Supply Voltage to Ground ............................................. -0.5 V to +7.0 V |  |
| :---: | :---: |
|  |  |
| Analog Input Voltage .................................................. 0 V to +7.0V |  |
| DC Input Voltage $\mathrm{V}_{1 \mathrm{~N}}$................................................... 0 V to +7.0 V |  |
| AC Input Voltage (for a pulse width $\leq 20 \mathrm{~ns}$ ) ............................. 3.0 V |  |
| DC Output Current Max. Sink Current/Pin .............................. 120mA |  |
| Maximum Power Dissipation............................................. 0.7 watts |  |
| $\mathrm{T}_{\text {STG }}$ Storage Temperatu | $-65^{\circ}$ to $+150^{\circ} \mathrm{C}$ |

Note: ABSOLUTE MAXIMUM RATINGS are those conditions beyond which damage to the device may occur. Exposure to these conditions or beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rating conditions is not implied.

Table 4. Power Supply Characteristics

| Symbol | Parameter | Test Conditions | Max | Unit |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3 | $\mu \mathrm{~A}$ |

Table 5. Electrical Characteristics Over Operating Range
Commercial: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min | Typ ${ }^{(1)}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Switch |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Analog Signal Range ${ }^{(2)}$ |  | 0 | - | $\mathrm{V}_{\mathrm{CC}}{ }^{-1}$ | V |
| $\mathrm{r}_{\text {DS(on) }}$ | Drain-source On-resistance ${ }^{(2,3)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=30 \mathrm{~mA} \end{aligned}$ | - | 5 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{\text {CC }}=$ Min., $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$, | - | 5.5 | 8 | $\Omega$ |
| $\Delta r_{\text {DS(on) }}$ | $r_{\text {DS(on) }}$ Matching Between Channels ${ }^{(2,3,4)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=30 \mathrm{~mA} \end{aligned}$ | - | 1 | 4 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{ON}}=15 \mathrm{~mA} \end{aligned}$ | - | 1 | - | $\Omega$ |
| $\mathrm{I}_{\mathrm{C} \text { ( } \mathrm{OFF} \text { ) }}$ | Channel Off Leakage Current | $\begin{aligned} & A_{N}, B_{N}=V_{C C} \text { or } 0 V, \\ & C_{N}, D_{N}=0 V \text { or } V_{C C}, \bar{E}=V_{C C} \end{aligned}$ | - | 1 | - | nA |
| $\mathrm{I}_{\mathrm{C} \text { (ON) }}$ | Channel On Leakage Current | $\mathrm{A}_{\mathrm{N}}=\mathrm{B}_{\mathrm{N}}=\mathrm{C}_{\mathrm{N}}=\mathrm{D}_{\mathrm{N}}=0 \mathrm{~V} \text {, Each }$ Channel is Turned On Sequentially | - | 1 | $-$ | nA |
| Digital Control |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Logic HIGH for Control Pins | $2.0$ |  | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Logic LOW for Control Pins | - | - | 0.8 | V |
| Dynamic Characteristics |  |  |  |  |  |  |
| $\mathrm{t}_{\text {ON(E) }}$ | Enable Turn-on Time $\overline{\mathrm{E}}$ to $\mathrm{A}_{\mathrm{N}}, \mathrm{B}_{\mathrm{N}}, \mathrm{C}_{\mathrm{N}}$ or $\mathrm{D}_{\mathrm{N}}$ | $R_{L}=1 \mathrm{~K} \Omega, C_{L}=100 \mathrm{pF}$ <br> (See Figure 9) | 0.5 | - | 6.5 | ns |
| $\mathrm{t}_{\text {OFFF(E) }}$ | Enable Turn-off Time $\bar{E}$ to $A_{N}, B_{N}, C_{N}$ or $D_{N}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ <br> (See Figure 9) | 0.5 | - | 6.0 | ns |
| $\mathrm{t}_{\text {PD }}$ | Group Delay ${ }^{(2,5)}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~K} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | - | - | 250 | ps |
| $\mathrm{f}_{3 \mathrm{~dB}}$ | -3 dB Bandwidth | $\mathrm{V}_{\text {IN }}=0$ to $1 \mathrm{~V}, 1 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ | - | 1.3 | - | GHz |
|  | Off Isolation | $\begin{aligned} & V_{\mathbb{N}}=0 \text { to } 1 \mathrm{~V}, 1 \mathrm{Vp-p,} \mathrm{R}_{\mathrm{L}}=75 \Omega, \\ & \mathrm{f}=5.5 \mathrm{MHz} \end{aligned}$ | - | -60 | - | dB |
| $\mathrm{X}_{\text {TALK }}$ | Crosstalk | $\begin{aligned} & V_{\mathrm{IN}}=1 \mathrm{~V} p-p, R_{\mathrm{L}}=75 \Omega, \\ & \mathrm{f}=5.5 \mathrm{MHz} \end{aligned}$ | - | -70 | - | dB |
| $\mathrm{C}_{\text {(OFF) }}$ | MUX Off Capacitance | $\overline{\mathrm{E}}=\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | 5 | - | pF |
| $\mathrm{C}_{(\mathrm{ON})}$ | MUX On Capacitance | $\overline{\mathrm{E}}=\mathrm{GND}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | 10 | - | pF |
| $\mathrm{Q}_{\mathrm{Cl}}$ | Charge Injection | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ | - | 1.5 | - | pC |

## Notes:

1. Typical values indicate $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Guaranteed by design, not subject to production test.
3. Measured by voltage drop between $A$ and $C$ or $B$ and $D$ pins at indicated current through the switch. On-resistance is determined by the lower of the voltages on the two (A,C or B,D) pins.
4. $\Delta r_{\text {DS(on) }}$ compares on-resistance at the specified $V_{\text {iN }}$ Values.
5. The bus switch contributes no group delay other than the RC delay of the on-resistance of the switch and load capacitance. Group delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## TYPICAL CHARACTERISTICS

Figure 5. Off-isolation and Crosstalk vs. Frequency


Note: 1. Crosstalk $=20 \log \left|\mathrm{~V}_{\mathrm{o}} / \mathrm{V}_{\mathrm{s}}\right|$
2. Off-isolation $=20 \log \left|\mathrm{~V}_{\mathrm{o}} / \mathrm{V}_{\mathrm{s}}\right|$

Figure 5. OFF Isolation and Crosstalk vs. Frequency


Note: 1. Crosstalk $=20 \log \left|V_{o} / V_{S}\right|$
2. Off-isolation $=20 \log \left|V_{\mathrm{O}} / \mathrm{V}_{\mathrm{S}}\right|$

Figure 4. Off-isolation and Crosstalk vs. Frequency


Note: 1. Crosstalk $=20 \log \left|V_{o} / V_{\mathrm{S}}\right|$
2. Off-isolation $=20 \log \left|\mathrm{~V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{S}}\right|$

Figure 6. Insertion Loss vs. Frequency


Note: 1. Insertion Loss = $20 \log \left|V_{\mathrm{O}} / \mathrm{V}_{\mathrm{S}}\right|$

## TYPICAL CHARACTERISTICS (continued)

Figure 7. Insertion Loss vs. Frequency


Note: 1. Insertion Loss $=20 \log \left|V_{\mathrm{O}} / \mathrm{V}_{\mathrm{S}}\right|$

Figure 8. On-resistance vs. $\mathrm{V}_{\mathrm{IN}}$


## TEST CIRCUITS

Figure 9. Switching Time


## TEST CIRCUITS (continued)

Figure 10. Insertion Loss


Note: 1. Insertion Loss $=20 \log \left|V_{o} / V_{S}\right|$ 2. All unused pins are grounded.

Figure 11. Crosstalk


Note: 1. Crosstalk $=20 \log \left|V_{O} / V_{S}\right|$
2. All unused pins are grounded.

Figure 12. Off-isolation


Note: 1. Off-isolation $=20 \log \left|V_{o} / V_{\mathrm{S}}\right|$
2. All unused pins are grounded.

