

#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

## Features

- Differential clock input (CK, CK)
- Differential bidirectional data strobe
- TDQS and /TDQS pair for X8
- 8n-bit prefetch architecture
- Write Leveling via MR settings
- Read Leveling via MPR settings
- Static and Dynamic On-Die Termination
- RON and Rtt calibration via external ZQ pad (240 ohm +/-1%)
- Self Refresh
- Auto Self Refresh (ASR)
- Partial Array Self Refresh (PASR) <sup>5</sup>

## **Programmable Functions**

- CAS Latency (5/6/7/8/9/10/11/12/13/14)
- CAS Write Latency (5/6/7/8/9/10)
- Additive Latency (0/CL-1/CL-2)
- Write Recovery Time (5/6/7/8/10/12/14/16)
- Burst Type (Sequential/Interleave)
- Burst Length (BL8/BC4/BC4 or 8 on the fly)
- Self RefreshTemperature Range(Normal/Extend)
- Output Driver Impedance (34/40)
- On-Die Termination of Rtt\_Nom(20/30/40/60/120)
- On-Die Termination of Rtt\_WR(60/120)
- Precharge Power Down (slow/fast)
- Configuration and Addressing

Configuration	512M x 8	256M x 16
# of Banks	8	8
Bank Address	BA0 – BA2	BA0 – BA2
Auto precharge	A10 / AP	A10 / AP
BL switch on the fly	A12 / BC	A12 / BC
Row Address	A0 – A15	A0 – A14
Column Address	A0 – A9	A0 – A9
Page size	1KB	2KB

# Options

### Speeds

- DDR3 2133 <sup>1,2</sup>
- DDR3 1866 <sup>1,2</sup>
- DDR3/DDR3L/DDR3L RS 1600 <sup>1,3</sup>

#### **Interface Standards**

- DDR3: SSTL\_15
- DDR3L: SSTL\_135 <sup>4</sup>

#### **IO Interface**

- VDD/VDDQ=1.5V ± 0.075V (SSTL\_15)
- VDD/VDDQ=1.35V -0.067/+0.1V (SSTL\_135)

#### **Standard Grade**

• Temperature spec: 0°C ~95°C

#### **Industrial Grade**

• Temperature spec: -40°C ~95°C

#### **Automotive Grade 3**

• Temperature spec: -40°C ~95°C

#### Packages

- RoHS Compliance and Halogen Free
- 78-Ball BGA Packages for x 8 component
- 96-Ball BGA Packages for x 16 component

#### Notes:

- The timing specification of high speed bin is backward compatible with low speed bin
- 2. Only available for Standard Grade
- 3. For details, please refer to ordering information
- 4. SSTL\_135 compatible to SSTL\_15
- Default state of PASR is disabed. This is enabled by using an electrical fuse. Please contact with NTC for the demand.





## **Descriptions**

The 4Gb Double-Data-Rate-3 (DDR3(L)) DRAM is a high-speed CMOS SDRAM containing 4,294,967,296 bits. It is internally configured as an octal-bank DRAM.

The 4Gb chip is organized as 64Mbit x 8 I/O x 8 banks and 32Mbit x16 I/O x 8 banks. These synchronous devices achieve high speed double-data-rate transfer rates of up to 2133 Mb/sec/pin for general applications.

The chip is designed to comply with all key DDR3(L) DRAM key features and all of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and  $\overline{CK}$  falling). All I/Os are synchronized with a single ended DQS or differential DQS pair in a source synchronous fashion.

These devices operate with a single  $1.5V \pm 0.075V$  or 1.35V - 0.0675V/+0.1V power supply and are available in BGA packages.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

# **Ordering Information**


Organization	Part Number	Paakaga		Speed	
Organization	Part Number	Package	Clock (MHz)	Data Rate (Mb/s)	CL-Trcd-Trp
		DDR3 Standard Gr	ade		
	NT5CB512M8CN-DI		800	DDR3-1600	11-11-11
512M x 8	NT5CB512M8CN-EK	78-Ball WBGA 0.8mmx0.8mm Pitch	933	DDR3-1866	13-13-13
	NT5CB512M8CN-FL		1066	DDR3-2133	14-14-14
	NT5CB256M16CP-DI		800	DDR3-1600	11-11-11
256M x 16	NT5CB256M16CP-EK	96-Ball WBGA 0.8mmx0.8mm Pitch	933	DDR3-1866	13-13-13
	NT5CB256M16CP-FL		1066	DDR3-2133	14-14-14
		DDR3L Standard G	rade		
Organization	Part Number	Package		Speed	
- <b>3</b>			Clock (MHz)	Data Rate (Mb/s)	CL-Trcd-Trp
512M x 8	NT5CC512M8CN-DI	78-Ball WBGA	800	DDR3L-1600	11-11-11
512101 × 0	NT5CC512M8CN-DIB <sup>1</sup>	0.8mmx0.8mm Pitch	800	DDR3L RS-1600	11-11-11
256M x 16	NT5CC256M16CP-DI	96-Ball WBGA	800	DDR3L-1600	11-11-11
230101 x 10	NT5CC256M16CP-DIB <sup>1</sup>	0.8mmx0.8mm Pitch	800	DDR3L RS-1600	11-11-11
		Industrial Grade	9		
512M x 8	NT5CB512M8CN-DII	78-Ball WBGA	800	DDR3-1600	11-11-11
512101 X 0	NT5CC512M8CN-DII	0.8mmx0.8mm Pitch	800	DDR3L-1600	11-11-11
256M x 16	NT5CB256M16CP-DII	96-Ball WBGA	800	DDR3-1600	11-11-11
2001/1 X 10	256M x 16 NT5CC256M16CP-DII		800	DDR3L-1600	11-11-11
		Automotive Grac	le		
256M x 16	NT5CB256M16CP-DIA	96-Ball WBGA 0.8mmx0.8mm Pitch	800	DDR3-1600	11-11-11

Notes:

1. Reduced Standby

NT5CB(C)512M8CN / NT5CB(C)256M16CP





Nanya Technology Cooperation © All Rights Reserved.



# Fundamental AC Specifications (DDR3-2133)

	Speed	Bins	DDR3	8-2133	DDR3	8-2133	DDR3	-2133	DDR3	8-2133	
	opeee	2	11-1	1-11	12-1	2-12	13-1	3-13	14-1	4-14	Unit
	Paran	neter	Min	Мах	Min	Max	Min	Max	Min	Мах	
	tA	Α	10.285	20.0	11.22	20.0	12.155	20.0	13.09	20.0	ns
	tRO	CD	10.285	-	11.22	-	12.155	-	13.09	13.09 -	
	tRP		10.285	-	11.22	-	12.155	-	13.09	-	ns
	tR	С	43.285	-	44.22	-	45.155	-	46.09	-	ns
	tR	AS	33.0	9*tREFI	33.0	9*tREFI	33.0	9*tREFI	33.0	9*tREFI	ns
	CL5	CWL5	2.5	3.3	2.5	3.3	2.5	3.3	Rese	erved	ns
		CWL6/7/8/9/10	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
		CWL5	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns
	CL6	CWL6	1.875	< 2.5	1.875	1.875 < 2.5		erved	Rese	erved	ns
		CWL7/8/9/10	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
		CWL5	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
	CL7	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
	01.	CWL7	1.5	< 1.875	Rese	erved	Rese	erved	Rese	erved	ns
		CWL8/9/10	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
		CWL5	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
	CL8	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
		CWL7	1.5	< 1.875	1.5	< 1.875	Rese	erved	Rese	erved	ns
tCK		CWL8/9/10	Rese	erved	Reserved		Reserved		Reserved		ns
(Avg)		CWL5/6	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
	CL9	CWL7	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	ns
	010	CWL8	1.25	< 1.5	1.25	< 1.5	Rese	erved	Rese	erved	ns
		CWL9/10	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
		CWL5/6	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
		CWL7	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	ns
	CL10	CWL8	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	Rese	erved	ns
		CWL9	1.07	< 1.25	Rese	erved	Rese	erved	Rese	erved	ns
		CWL10	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
		CWL5/6/7	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns
	CL11	CWL8	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	ns
		CWL9	1.07	< 1.25	1.07	< 1.25	Rese	erved	Rese	erved	ns
		CWL10	0.938	< 1.07	Rese	erved	Rese	erved	Rese	erved	ns
	CL12	CWL5/6/7/8	Rese	erved	Rese	erved	Rese	erved	Rese	erved	ns



## NT5CB(C)512M8CN / NT5CB(C)256M16CP

		CWL9	1.07	< 1.25	1.07	< 1.25	1.07	< 1.25	Rese	erved	ns
		CWL10	0.938	< 1.07	0.938	< 1.07	Rese	erved	Rese	Reserved Reserved	
tCK		CWL5/6/7/8	Rese	erved	Rese	erved	Rese	erved	Rese		
(Avg)	CL13	CWL9	1.07	< 1.25	1.07	< 1.25	1.07	< 1.25	1.07	< 1.25	ns
		CWL10	0.938	< 1.07	0.938	< 1.07	0.938	< 1.07	Rese	erved	ns
	0.44	CWL5/6/7/8/9	Reserved		Reserved		Rese	Reserved		Reserved	
	CL14	CWL10	0.938	< 1.07	0.938	< 1.07	0.938	< 1.07	0.938	< 1.07	ns
	Supported CL		5,6,7,8,9,10	5,6,7,8,9,10,11,12,13,14		,11,12,13,14	5,6,7,8,9,10,11,12,13,14		5,6,7,8,9,10,11,12,13,14		nCK
S	Support	ed CWL	5,6,7,	8,9,10	5,6,7,	8,9,10	5,6,7,8,9,10		5,6,7,8,9,10		nCK



NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Fundamental AC Specifications (DDR3-1866 and DDR3L-1866)

			•	L)-1866	•	L)-1866		L)-1866	-	L)-1866	
:	Speed	Bins		0-10		1-11		2-12		3-13	Unit
											•
	Param		Min	Max	Min	Max	Min	Max	Min	Max	
	tAA		10.7	20.0	11.77	20.0	12.84	20.0	13.91	20.0	ns
	tRC		10.7	-	11.77	-	12.84	-	13.91	-	ns
	tRF		10.7	-	11.77	-	12.84	-	13.91	-	ns
	tRC		44.7	-	45.77	-	46.84	-	47.91	-	ns
	tRA		34.0	9*tREFI	34.0	9*tREFI	34.0	9*tREFI	34.0	9*tREFI	ns
	CL5 CL5 CWL6/7/8/9		2.5	3.3	2.5	3.3		erved		erved	ns
				erved		erved		erved		erved	ns
		CWL5	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns
	CL6	CWL6	1.875	< 2.5		Reserved Reserved			erved	ns	
	CWL7/8/9		Rese	erved	Reserved		Rese	erved	Res	erved	ns
		CWL5	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns
	CL7	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
		CWL7/8/9	Rese	erved	Rese	erved	Reserved		Reserved		ns
		CWL5	Rese	erved	Rese	erved	Rese	erved	Reserved		ns
	CL8	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
	OL0	CWL7	1.5	< 1.875	1.5	< 1.875	Rese	erved	Res	erved	ns
		CWL8/9	Rese	Reserved		Reserved		Reserved		Reserved	
tCK		CWL5/6	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns
(Avg)	01.0	CWL7	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	ns
	CL9	CWL8	1.25	< 1.5	Rese	erved	Rese	erved	Res	erved	ns
		CWL9	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns
		CWL5/6	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns
	CL10	CWL7	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	ns
		CWL8	1.25	< 1.5	1.25	< 1.5	Rese	erved	Res	erved	ns
		CWL5/6/7	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns
	CL11	CWL8	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	ns
		CWL9	1.07	< 1.25	1.07	< 1.25	Rese	erved	Res	erved	ns
		CWL5/6/7/8	Rese	erved	Rese	erved	Rese	erved	Res	erved	ns
	CL12	CWL9	1.07	< 1.25	1.07	< 1.25	1.07	< 1.25	Res	erved	ns
		CWL5/6/7/8	Rese	erved	Rese	erved	Rese	erved	Reserved		ns
	CL13	CWL9	1.07	< 1.25	1.07	< 1.25	1.07	< 1.25	1.07	< 1.25	ns
5	Support	ed CL	5,6,7,8,9,1	0,11,12,13	5,6,7,8,9,1	0,11,12,13	6,7,8,9,10	),11,12,13	6,7,8,9,	10,11,13	nCK



NT5CB(C)512M8CN / NT5CB(C)256M16CP

Supported CWL	5, 6, 7, 8, 9	5, 6, 7, 8, 9	5, 6, 7, 8, 9	5, 6, 7, 8, 9	nCK
---------------	---------------	---------------	---------------	---------------	-----



# Fundamental AC Specifications (DDR3-1600 and DDR3L-1600)

	Speed	Bins		L)-1600 8-8		L)-1600 9-9		L)-1600 0-10		L)-1600 1-11	Unit
	Param	eter	Min	Max	Min	Max	Min	Max	Min	Max	
	tAA	4	10	20	11.25	20	12.5	20	13.75	20	ns
	tRC	D	10	-	11.25	-	12.5	-	13.75	-	ns
	tRI	2	10	-	11.25	-	12.5	-	13.75	-	ns
	tRO	2	45	-	46.25	-	47.5	-	48.75	-	ns
	tRAS		35	9*tREFI	35	9*tREFI	35	9*tREFI	35	9*tREFI	ns
	CL5	CWL5	2.5	3.3	2.5	3.3	2.5	3.3	3.0	3.3	ns
	CL3	CWL6/7/8	Res	erved	Rese	erved	Reserved		Rese	erved	ns
		CWL5	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns
	CL6	CWL6	1.875	< 2.5	1.875	< 2.5	Res	erved	Rese	erved	ns
		CWL7/8	Res	erved	Rese	erved	Reserved		Reserved		ns
		CWL5	Res	erved	Rese	erved	Res	erved	Rese	erved	ns
	CL7	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
	CL/	CWL7	1.5	< 1.875	Res	erved	Res	erved	Rese	erved	ns
		CWL8	Res	erved	Reserved		Res	erved	Rese	erved	ns
101/		CWL5	Reserved		Rese	erved	Res	erved	Rese	erved	ns
tCK	CL8	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
(Avg)	CLO	CWL7	1.5	< 1.875	1.5	< 1.875	Res	erved	Rese	erved	ns
		CWL8	1.25	< 1.5	Res	erved	Res	erved	Rese	erved	ns
		CWL5/6	Res	erved	Rese	erved	Res	erved	Rese	erved	ns
	CL9	CWL7	1.5	<1.875	1.5	<1.875	1.5	<1.875	1.5	<1.875	ns
		CWL8	1.25	< 1.5	1.25	< 1.5	Res	erved	Rese	erved	ns
		CWL5/6	Res	erved	Rese	erved	Res	erved	Rese	erved	ns
	CL10	CWL7	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	ns
		CWL8	1.25	< 1.5	1.25	< 1.5	1.25	< 1.5	Rese	erved	ns
	01.44	CWL5/6/7	Res	erved	Rese	erved	Res	erved	Rese	erved	ns
	CL11	CWL8	1.25	<1.5	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
	Support	ed CL	5, 6, 7, 8	, 9, 10, 11	5, 6, 7, 8	, 9, 10, 11	5, 6, 7, 8	, 9, 10, 11	5, 6, 7, 8,	, 9, 10, 11	nCK
S	Supporte	d CWL	5, 6	, 7, 8	5, 6	, 7, 8	5, 6	7, 8	5, 6,	7, 8	nCK



NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Fundamental AC Specifications (DDR3-1333 and DDR3L-1333)

ę	Speed E	Bins	•	L)-1333 7-7		L)-1333 8-8	DDR3(I 9-9	_)-1333 )-9	•	L)-1333 0-10	Unit
	Parame	eter	Min	Max	Min	Max	Min	Max	Min	Max	
	tAA		10.5	20	12	20	13.5	20	15 20		ns
	tRCE	)	10.5	-	12	-	13.5	-	15	-	ns
	tRP		10.5	-	12	-	13.5	-	15	-	ns
	tRC		46.5	-	48	-	49.5	-	51	-	ns
	tRAS	6	36	9*tREFI	36	9*tREFI	36	9*tREFI	36	9*tREFI	ns
		CWL5	2.5	3.3	2.5	3.3	3.0	3.3	3.0	3.3	ns
	CL5	CWL6/7	Res	erved	Res	erved	Rese	erved	Rese	erved	ns
		CWL5	2.5	3.3	2.5	3.3	2.5	3.3	2.5	3.3	ns
	CL6	CWL6	1.875	< 2.5	Rese	erved	Reserved		Reserved		ns
		CWL7	Res	erved	Res	erved	Rese	erved	Rese	erved	ns
		CWL5	Res	erved	Rese	erved	Rese	erved	Rese	erved	ns
	CL7	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	Rese	erved	ns
		CWL7	1.5	< 1.875	Rese	erved	Reserved		Rese	erved	ns
tCK		CWL5	Res	erved	Reserved		Reserved		Reserved		ns
(Avg)	CL8	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns
		CWL7	1.5	< 1.875	1.5	< 1.875	Rese	erved	Rese	erved	ns
		CWL5/6	Res	erved	Rese	erved	Rese	erved	Rese	erved	ns
	CL9	CWL7	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	Rese	erved	ns
		CWL5/6	Res	erved	Res	erved	Rese	erved	Rese	erved	ns
	CL10	CWL7	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	1.5	< 1.875	ns
S	Supporte	d CL	5, 6, 7,	8, 9, 10	5, 6, 7,	8, 9, 10	5, 6, 7,	8, 9, 10	5, 6,	8, 10	nCK
Sı	upported	CWL	5,	6, 7	5,	6, 7	5, 6	6, 7	5, 6, 7		nCK



# Fundamental AC Specifications (DDR3-1066 and DDR3L-1066)

S	Speed Bins		DDR3(	L)-1066 6-6	DDR3(	DDR3(L)-1066 7-7-7		DDR3(L)-1066 8-8-8		
F	arame	ter	Min	Max	Min	Max	Min	Мах		
	tAA		11.25	20	13.125	20	15	20	ns	
	tRCD		11.25	-	13.125	-	15	-	ns	
	tRP		11.25	-	13.125	-	15	-	ns	
	tRC		48.75	-	50.625	-	52.5	-	ns	
tRAS			37.5	9*tREFI	37.5	9*tREFI	37.5	9*tREFI	ns	
	<u>.</u>	CWL5	2.5	3.3	3.0	3.3	3.0	3.3	ns	
	CL5	CWL6	Reserved		Res	erved	Rese	erved	ns	
		CWL5	2.5	3.3	2.5	3.3	2.5	3.3	ns	
tCK	CL6	CWL6	1.875	< 2.5	Res	erved	Rese	erved	ns	
(Avg)	0.7	CWL5	Res	erved	Res	erved	Rese	erved	ns	
	CL7	CWL6	1.875	< 2.5	1.875	< 2.5	Rese	erved	ns	
	01.0	CWL5	Res	erved	Res	erved	Rese	erved	ns	
	CL8	CWL6	1.875	< 2.5	1.875	< 2.5	1.875	< 2.5	ns	
Sı	upported	I CL	5, 6	, 7, 8	5, 6	, 7, 8	5,6	6, 8	nCK	
Supported CWL		5, 6		5, 6		5,	nCK			



# Fundamental AC Specifications (DDR3-800 and DDR3L-800)

	Speed Bins			(L)-800 5-5	DDR3 6-	Unit		
	Parameter			Max	Min	Max		
	tAA			20	15	20	ns	
	tRCD			-	15	-	ns	
	tRP		12.5	-	15	-	ns	
	tRC		50	-	52.5	-	ns	
	tRAS		37.5	9*tREFI	37.5	9*tREFI	ns	
tCK	CL5	CWL5	2.5	3.3	3.0	3.3	ns	
(Avg)	CL6	CWL5	2.5	3.3	2.5	3.3	ns	
	Supported CL		5, 6		5	nCK		
S	Supported CWL			5		5		

### **Fundamental AC Specifications Notes**

- NOTE 1. The CL setting and CWL setting result in tCK(AVG).MIN and tCK(AVG).MAX requirements. When making a selection of tCK(AVG), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- NOTE 2. tCK(AVG).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(AVG) value (3.0, 2.5, 1.875, 1.5, 1.25, 1.07, or 0.938 ns) when calculating CL [nCK] = tAA [ns] / tCK(AVG) [ns], rounding up to the next 'Supported CL', where tCK(AVG) = 3.0 ns should only be used for CL = 5 calculation.
- NOTE 3. tCK(AVG).MAX limits: Calculate tCK(AVG) = tAA.MAX / CL SELECTED and round the resulting tCK(AVG) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.5 ns or 1.25 ns or 1.07 ns or 0.938 ns). This result is tCK(AVG).MAX corresponding to CL SELECTED.
- NOTE 4. 'Reserved' settings are not allowed. User must program a different value.
- NOTE 5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- NOTE 6. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 7. Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 8. Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.

NOTE 9. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

to Production Tests but verified by Design/Characterization.

- NOTE 10.Any DDR3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
- NOTE 11.For devices supporting optional down binning to CL=7 and CL=9, tAA/tRCD/tRPmin must be 13.125 ns. SPD settings must be programmed to match. For example, DDR3-1333(9-9-9) devices supporting down binning to DDR3-1066(7-7-7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(11-11-11) devices supporting down binning to DDR3-1333(9-9-9) or DDR3-1066(7-7-7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accodingly. For example, 49.125ns (tRASmin + tRPmin = 36 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1333(9-9-9) and 48.125ns (tRASmin + tRPmin = 35 ns + 13.125 ns) for DDR3-1600(11-11-11).

NOTE 12.DDR3 800 AC timing apply if DRAM operates at lower than 800 MT/s data rate.

NOTE 13.For CL5 support, refer to DIMM SPD information. DRAM is required to support CL5. CL5 is not mandatory in SPD coding.

NOTE 14.For devices supporting optional down binning to CL=11, CL=9 and CL=7, tAA/tRCD/tRPmin must be 13.125ns. SPD setting must be programed to match. For example, DDR3-1866(13-13-13) devices supporting down binning to DDR3-1600(11-11-11) or DDR3-1333(9-9-9) or 1066(7-7-7) should program 13.125ns in SPD bytes for tAAmin(byte16), tRCDmin(Byte18) and tRPmin (byte20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 47.125ns (tRASmin + tRPmin = 34 ns+ 13.125 ns)




NT5CB(C)512M8CN / NT5CB(C)256M16CP


# Pin Configuration – 78 balls BGA Package (x8)

### <TOP View>

See the balls through the package

	1	2	3	4 5 6	7	8	9	
1 2 3 4 5 6 7 8 9 A	VSS	VDD	NC		NU,/TDQS	VSS	VDD	Α
$ ^{A}000+++000_{B}$	VSS	VSSQ	DQ0		DM,TDQS	VSSQ	VDDQ	В
<sup>B</sup> 000+++000 <sup>°</sup>   <sup>C</sup> 000+++000 <sup>°</sup>	VDDQ	DQ2	DQS		DQ1	DQ3	VSSQ	C
000+++000 D	VSSQ	DQ6	/DQS		VDD	VSS	VSSQ	D
= 000 + + + 000 =	VREFDQ	VDDQ	DQ4		DQ7	DQ5	VDDQ	Е
F 000+++000 F	NC	VSS	/RAS		СК	VSS	NC	F
GOOO+++000 G	ODT	VDD	/CAS		/CK	VDD	CKE	G
Н <b>ООО+++ООО</b> н	NC	/CS	/WE		A10/AP	ZQ	NC	Н
J000+++000 J	VSS	BA0	BA2		A15	VREFCA	VSS	J
<b>КООО+++000</b> к	VDD	A3	A0		A12,/BC	BA1	VDD	Κ
L000+++000 L	VSS	A5	A2		A1	A4	VSS	L
M000+++000 M	VDD	A7	A9		A11	A6	VDD	Μ
NOOO+++000 <sub>N</sub>	VSS	/RESET	A13		A14	A8	VSS	Ν
	1	2	3	4 5 6	7	8	9	-








NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Pin Configuration – 96 balls BGA Package (X16)

	1	2	3	4 5 6	7	8	9	
A	VDDQ	DQU5	DQU7		DQU4	VDDQ	VSS	Α
123456789 A O O O I I I O O O B	VSSQ	VDD	VSS		/DQSU	DQU6	VSSQ	В
A 000+++000 C B 000+++000 C	VDDQ	DQU3	DQU1		DQSU	DQU2	VDDQ	С
<b>○ 000</b> +++000 D	VSSQ	VDDQ	DMU		DQU0	VSSQ	VDD	D
<b>РООО+++ООО</b> Е	VSS	VSSQ	DQL0		DML	VSSQ	VDDQ	Е
	VDDQ	DQL2	DQSL		DQL1	DQL3	VSSQ	F
F 000+++000 G G 000+++000 G	VSSQ	DQL6	/DQSL		VDD	VSS	VSSQ	G
н <b>000+++000</b> н	VREFDQ	VDDQ	DQL4		DQL7	DQL5	VDDQ	н
	NC	VSS	/RAS		CK	VSS	NC	J
КООО+++ООО к	ODT	VDD	/CAS		/CK	VDD	CKE	Κ
L 000 + + + 000 L	NC	/CS	/WE		A10/AP	ZQ	NC	L
M 000+++000 M N 000+++000 M	VSS	BA0	BA2		NC	VREFCA	VSS	Μ
P 000+++000 N	VDD	A3	A0		A12,/BC	BA1	VDD	Ν
R000+++000 P	VSS	A5	A2		A1	A4	VSS	Р
$\top 000 + + + 000$ R	VDD	A7	A9		A11	A6	VDD	R
Т	VSS	/RESET	A13		A14	A8	VSS	Т
	1	2	3	4 5 6	7	8	9	-

### <TOP View>

See the balls through the package



## **Pin Descriptions**



### NT5CB(C)512M8CN / NT5CB(C)256M16CP

Symbol	Туре	Function
CK, CK	lagut	Clock: CK and CK are differential clock inputs. All address and control input signals are
CR, CR	Input	sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ .
		Clock Enable: CKE high activates, and CKE low deactivates, internal clock signals
		and device input buffers and output drivers. Taking CKE low provides Precharge
		Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row
		Active in any bank). CKE is synchronous for power down entry and exit and for
CKE	Input	Self-Refresh entry. CKE is asynchronous for Self-Refresh exit. After VREF has
UKE	Input	become stable during the power on and initialization sequence, it must be maintained
		for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF
		must maintain to this input. CKE must be maintained high throughout read and write
		accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during Power
		Down. Input buffers, excluding CKE, are disabled during Self-Refresh.
		Chip Select: All commands are masked when $\overline{CS}$ is registered high. $\overline{CS}$ provides for
CS	Input	external rank selection on systems with multiple memory ranks. $\overline{\text{CS}}$ is considered part
		of the command code.
	la a st	<b>Command Inputs:</b> $\overrightarrow{RAS}$ , $\overrightarrow{CAS}$ and $\overrightarrow{WE}$ (along with $\overrightarrow{CS}$ ) define the command being
RAS, CAS, WE	Input	entered.
		Input Data Mask: DM is an input mask signal for write data. Input data is masked when
DM,	الم من الم	DM is sampled HIGH coincident with that input data during a Write access. DM is
(DMU, DML)	Input	sampled on both edges of DQS. For x8 device, the function of DM or TDQS /TDQS is
		enabled by Mode Register A11 setting in MR1
		Bank Address Inputs: BA0, BA1, and BA2 define to which bank an Active, Read,
BA0 - BA2	Input	Write or Precharge command is being applied. Bank address also determines which
		mode register is to be accessed during a MRS cycle.
		Auto-Precharge: A10 is sampled during Read/Write commands to determine whether
		Autoprecharge should be performed to the accessed bank after the Read/Write
	_	operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a
A10 / AP	Input	Precharge command to determine whether the Precharge applies to one bank (A10
		LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is
		selected by bank addresses.
		Address Inputs: Provide the row address for Activate commands and the column
AO A45	Im	address for Read/Write commands to select one location out of the memory array in
A0 – A15	Input	the respective bank. (A10/AP and A12/BC have additional function as below.) The
1		
		address inputs also provide the op-code during Mode Register Set commands.




### NT5CB(C)512M8CN / NT5CB(C)256M16CP

	loc · · t	Burst Chop: A12/BC is sampled during Read and Write commands to determine i
A12/BC	Input	burst chop (on the fly) will be performed. (HIGH - no burst chop; LOW - burst chopped)
ODT	Input	<b>On Die Termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS (when TDQS is enabled via Mode Register A11=1 in MR1) signator x8 configurations. The ODT pin will be ignored if Mode-registers, MR1and MR2, ar programmed to disable RTT.
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V
DQ	Input/output	Data Inputs/Output: Bi-directional data bus.
DQS, (DQS), DQSL,(DQSL), DQSU,(DQSU),	Input/output	<b>Data Strobe:</b> output with read data, input with write data. Edge aligned with read data centered with write data. The data strobes DQS, DQSL, DQSU are paired with differential signals DQS, DQSL, DQSU, respectively, to provide differential pair signaling to the system during both reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
TDQS, (TDQS)	Output	<b>Termination Data Strobe:</b> TDQS/TDQS is applicable for X8 DRAMs only. When enabled via Mode Register A11=1 in MR1, DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11=0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used. x16 DRAMs must disable the TDQS function via mode register A11=0 in
		MR1.
NC	-	MR1. No Connect: No internal electrical connection is present.
NC VDDQ	- Supply	
	- Supply Supply	No Connect: No internal electrical connection is present.
VDDQ		No Connect: No internal electrical connection is present. DQ Power Supply: 1.35V -0.067V/+0.1V or 1.5V ± 0.075V
VDDQ VDD	Supply	No Connect: No internal electrical connection is present. DQ Power Supply: $1.35V - 0.067V/+0.1V$ or $1.5V \pm 0.075V$ Power Supply: $1.35V - 0.067V/+0.1V$ or $1.5V \pm 0.075V$
VDDQ VDD VSSQ	Supply Supply	No Connect: No internal electrical connection is present. DQ Power Supply: $1.35V - 0.067V/+0.1V$ or $1.5V \pm 0.075V$ Power Supply: $1.35V - 0.067V/+0.1V$ or $1.5V \pm 0.075V$ DQ Ground
VDDQ VDD VSSQ Vss	Supply Supply Supply	No Connect: No internal electrical connection is present. DQ Power Supply: 1.35V -0.067V/+0.1V or 1.5V ± 0.075V Power Supply: 1.35V -0.067V/+0.1V or 1.5V ± 0.075V DQ Ground Ground



NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Simplified State Diagram



## **State Diagram Command Definitions**

Abbreviation	Function Abbreviation Function		Function	Abbreviation	Function
ACT	Active	Read	RD, RDS4, RDS8	PDE	Enter Power-down
PRE	Precharge	Read A	RDA, RDAS4, RDAS8	PDX	Exit Power-down
PREA	Precharge All	Write	WR, WRS4, WRS8	SRE	Self-Refresh entry
MRS	Mode Register Set	Write A	WRA, WRAS4, WRAS8	SRX	Self-Refresh exit
REF	Refresh	RESET	Start RESET Procedure	MPR	Multi-Purpose Register
ZQCL	ZQ Calibration Long	ZQCS	ZQ Calibration Short	-	-



## **Basic Functionality**

The DDR3(L) SDRAM is a high-speed dynamic random access memory internally configured as an eight-bank DRAM. The DDR3(L) SDRAM uses an 8n prefetch architecture to achieve high speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3(L) SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3(L) SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A15 select the row). The address bit registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3(L) SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation.

# **RESET and Initialization Procedure**

#### **Power-up Initialization sequence**

The Following sequence is required for POWER UP and Initialization

- 1. Apply power (RESET is recommended to be maintained below 0.2 x VDD, all other inputs may be undefined). RESET needs to be maintained for minimum 200µs with stable power. CKE is pulled "Low" anytime before RESET being de-asserted (min. time 10ns). The power voltage ramp time between 300mV to VDD<sub>min</sub> must be no greater than 200ms; and during the ramp, VDD>VDDQ and (VDD-VDDQ) <0.3 Volts.
- VDD and VDDQ are driven from a single power converter output, AND
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95V max once power ramp is finished, AND
- V<sub>ref</sub> tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT &  $V_{\text{ref.}}$
- The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
- 2. After RESET is de-asserted, wait for another 500us until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
- 3. Clock (CK, CK) need to be started and stabilized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (t<sub>IS</sub>) must be meeting. Also a NOP or Deselect command must be registered (with t<sub>IS</sub> set up time to clock) before CKE goes active. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of t<sub>DLLK</sub> and t<sub>ZQinit</sub>.




#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

- 4. The DDR3(L) DRAM will keep its on-die termination in high impedance state as long as RESET is asserted. Further, the DRAM keeps its on-die termination in high impedance state after RESET de-assertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT\_NOM is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
- 5. After CKE being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. [TXPR=max (tXS, 5tCK)]
- **6.** Issue MRS command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1)
- **7.** Issue MRS command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1)
- **8.** Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 and BA2)
- **9.** Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-BA2)
- 10. Issue ZQCL command to starting ZQ calibration.
- **11.** Wait for both  $t_{DLLK}$  and  $t_{ZQinit}$  completed.
- 12. The DDR3 (L) SDRAM is now ready for normal operation.



### Reset and Initialization Sequence at Power- on Ramping (Cont'd)




## Reset Procedure at Stable Power (Cont'd)

The following sequence is required for RESET at no power interruption initialization.

- 1. Asserted RESET below 0.2\*VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100ns. CKE is pulled "Low" before RESET being de-asserted (min. time 10ns).
- 2. Follow Power-up Initialization Sequence step 2 to 11.
- 3. The Reset sequence is now completed. DDR3 (L) SDRAM is ready for normal operation.


### **Reset Procedure at Power Stable Condition**





NT5CB(C)512M8CN / NT5CB(C)256M16CP

## VDDQ/VDDQ Voltage Switch Between DDR3L and DDR3






# **Register Definition** Programming the Mode Registers

For application flexibility, various functions, features, and modes are programmable in four Mode Registers, provided by the DDR3 (L) SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e. written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which mean these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time,  $t_{MRD}$  is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown as below.




#### t<sub>MRD</sub> Timing

The MRS command to Non-MRS command delay, t<sub>MOD</sub>, is require for the DRAM to update the features except DLL reset, and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DES shown as the following figure.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

### t<sub>MOD</sub> Timing



## Programming the Mode Registers (Cont'd)

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.

### Mode Register MR0

The mode-register MR0 stores data for controlling various operating modes of DDR3 (L) SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR, and DLL control for precharge Power-Down, which include various vendor specific options to make DDR3(L) SDRAM useful for various applications. The mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , BA0, BA1, and BA2, while controlling the states of address pins according to the following figure.

## NT5CB(C)512M8CN / NT5CB(C)256M16CP



### **MR0** Definition

BA2	BA1	BA0	A15-A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
$\downarrow$	↓	$\downarrow$	$\downarrow$													
0	MR s	elect	0	PPD		WR		DLL	TM	CA	S Late	ncy	RBT	CL		BL
				↓							Deer			ſ		
		A12	PPD	1		A8		Reset		A3		d Burst				
		0	Slow exit(DL			0		lo es		0		e Sequ				
ŗ	•	1	Fast exit(DL			1	•			1	11	iterlea	ve			
	BA1	BA0	MR select		A7		ode <	1	-							
	0	0	MR0		0		mal est	-				40			▼ SL	
	0	1	MR1		1	16	est	J			A1	A0			xed)	
	1 1	0	MR2 MR3								0	0	BC.	4 or 8		o flyd
l	I	I	IVIR 3	I L							1	0	BC <sup>4</sup>	BC4(		
				A11	A10	A9	١٨	/R			1	1			erved	
				0	0	0		6				I		11001	or vou	
				0	0	1		5								
				0	1	0		6								
				0	1	1		7								
				1	0	0	1	8								
				1	0	1	1	0								
				1	1	0	1	2								
				1	1	1	1	4								
									Ļ							
							A6	A5	A4	A2		S Late				
							0	0	0	0	R	eserve	ed			
							0	0	1	0		5				
							0	1	0	0		6				
							0	1	1	0	ļ	7				
							1	0	0	0		8				
							1	0	1	0		9				
							1	1	0	0		10				
							1	1	1	0		11 12				
							0	0	0	1		12				
							0	0	1 0	1		13				
							0	1	1	1	P	eserve	h			
							1	0	0	1		eserve				
							1	0	1	1		eserve				
							1	1	0	1		eserve				
							1	1	1	1		eserve				
								1 1	1			555170	~			



#### Burst Length, Type, and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in the MR0 Definition as above figure. The ordering of access within a burst is determined by the burst length, burst type, and the starting column address. The burst length is defined by bits A0-A1. Burst lengths options include fix BC4, fixed BL8, and on the fly which allow BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC.

#### **Burst Type and Burst Order**

Burst Length	Read Write	Starting Column Address (A2,A1,A0)	Burst type: Sequential (decimal) A3 = 0	Burst type: Interleaved (decimal) A3 = 1	Note
		0,0,0	0,1,2,3,T,T,T,T	0,1,2,3,T,T,T,T	
		0,0,1	1,2,3,0,T,T,T,T	1,0,3,2,T,T,T,T	
		0,1,0	2,3,0,1,T,T,T,T	2,3,0,1,T,T,T,T	
	Read	0,1,1	3,0,1,2,T,T,T,T	3,2,1,0,T,T,T,T	1,2,3
4	Read	1,0,0	4,5,6,7,T,T,T,T	4,5,6,7,T,T,T,T	1,2,0
Chop		1,0,1	5,6,7,4,T,T,T,T	5,4,7,6,T,T,T,T	
		1,1,0	6,7,4,5,T,T,T,T	6,7,4,5,T,T,T,T	
		1,1,1	7,4,5,6,T,T,T,T	7,6,5,4,T,T,T,T	
	Write	0,V,V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1,2,4,5
	white	1,V,V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1,2,4,5
		0,0,0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	
		0,0,1	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6	
		0,1,0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	
	Read	0,1,1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	2
8	iteau	1,0,0	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	2
		1,0,1	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	
		1,1,0	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	
		1,1,1	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	
	Write	V,V,V	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2,4

#### Note:

1. In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.

2. 0~7 bit number is value of CA [2:0] that causes this bit to be the first read during a burst.

**3.** T: Output driver for data and strobes are in high impedance.

4. V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.

5. X: Do not Care.



### **CAS Latency**

The CAS Latency is defined by MR0 (bit A9~A11) as shown in the MR0 Definition figure. CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3(L) SDRAM does not support any half clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); RL = AL + CL.

#### **Test Mode**

The normal operating mode is selected by MR0 (bit7=0) and all other bits set to the desired values shown in the MR0 definition figure. Programming bit A7 to a '1' places the DDR3(L) SDRAM into a test mode that is only used by the DRAM manufacturer and should not be used. No operations or functionality is guaranteed if A7=1.

#### **DLL Reset**

The DLL Reset bit is self-clearing, meaning it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Anytime the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e. Read commands or ODT synchronous operations.)

#### Write Recovery

The programmed WR value MR0(bits A9, A10, and A11) is used for the auto precharge feature along with tRP to determine tDAL WR (write recovery for auto-precharge)min in clock cycles is calculated by dividing tWR(ns) by tCK(ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/tCK[ns]). The WR must be programmed to be equal or larger than tWR (min).

### Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0 (A12=0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXPDLL to be met prior to the next valid command. When MR0 (A12=1), or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

### Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output strength, Rtt\_Nom impedance, additive latency, WRITE leveling enable and Qoff. The Mode Register 1 is written by asserting low on CS, RAS, CAS, WE high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to the following figure.

### **MR1** Definition

BA2	BA1	BA0	A15-A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	AO
$\downarrow$																
0	MR s	elect	0	Qoff	TDQS	0	Rtt_Nom	0	Level	Rtt_Nom	D.I.C	ŀ	۹L	Rtt_Nom	D.I.C	DLL
					11 .		•						<b>_</b>			
		A11	TDQS			A9	A6	A2	R	tt_Nor	n		A4	A3	A	L
		0	Disabled			0	0	0	D	isable	d		0	0	Disa	bled
		1	Enabled			0	0	1		RZQ/4	-		0	1	CL	-1
	+					0	1	0		RZQ/2	2		1	0	CL	-2
	BA1	BA0	MR select			0	1	1		RZQ/6	i		1	1	Rese	erved
	0	0	MR0			1	0	0	F	RZQ/12	2			•	-	_
	0	1	MR1			1	0	1		RZQ/8				AO	DLL E	nable
	1	0	MR2			1	1	0	R	eserve	ed			0	Ena	ble
	1	1	MR3			1	1	1	R	eserve	ed			1	Disa	able
	•	-			•							•				
					A7	Writ	e Level	ing e	nable		A5	A1	Outpu	ut Drive	r Impe	dance
					0		Disa	bled			0	0		RZ	Q/6	
					1		Ena	bled			0	1		RZ	Q/7	
												•	1	<b>D</b>	l	

•	
A12	Qoff
0	Output buffer enabled
1	Output buffer disabled

A5	A1	Output Driver Impedance
0	0	RZQ/6
	1	RZQ/7
		Reserved
	0	
1	1	Reserved





### DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with MR1 (A0=0), the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enable upon exit of Self-Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON, or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3(L) SDRAM does not require DLL for any Write operation, expect when RTT\_WR is enabled and the DLL is required for proper ODT operation. For more detailed information on DLL Disable operation in DLL-off Mode.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT\_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt\_WR, MR2 {A10, A9} = {0, 0}, to disable Dynamic ODT externally.

#### **Output Driver Impedance Control**

The output driver impedance of the DDR3(L) SDRAM device is selected by MR1 (bit A1 and A5) as shown in MR1 definition figure.

### **ODT Rtt Values**

DDR3(L) SDRAM is capable of providing two different termination values (Rtt\_Nom and Rtt\_WR). The nominal termination value Rtt\_Nom is programmable in MR1. A separate value (Rtt\_WR) may be programmable in MR2 to enable a unique Rtt value when ODT is enabled during writes. The Rtt\_WR value can be applied during writes even when Rtt\_Nom is disabled.

## Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidth in DDR3(L) SDRAM. In this operation, the DDR3(L) SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown as the following table.

#### Additive Latency (AL) Settings

		0
A4	A3	AL
0	0	0, (AL Disable)
0	1	CL-1
1	0	CL-2
1	1	Reserved



### Write leveling

For better signal integrity, DDR3(L) memory module adopted fly by topology for the commands, addresses, control signals, and clocks. The fly by topology has benefits from reducing number of stubs and their length but in other aspect, causes flight time skew between clock and strobe at every DRAM on DIMM. It makes difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the controller should support 'write leveling' in DDR3(L) SDRAM to compensate for skew.

#### **Output Disable**

The DDR3(L) SDRAM outputs maybe enable/disabled by MR1 (bit12) as shown in MR1 definition. When this feature is enabled (A12=1) all output pins (DQs, DQS,  $\overline{DQS}$ , etc.) are disconnected from the device removing any loading of the output drivers. This feature may be useful when measuring modules power for example. For normal operation A12 should be set to '0'.

### TDQS, TDQS

TDQS (Termination Data Strobe) is a feature of x8 DDR3(L) SDRAM that provides additional termination resistance outputs that may be useful in some system configurations.

When enabled via the mode register, the same termination resistance function is applied to be TDQS/TDQS pins that are applied to the DQS/DQS pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided and the TDQS pin is not used.

The TDQS function is available in x8 DDR3(L) SDRAM only and must be disabled via the mode register A11=0 in MR1 for x16 configurations.

### TDQS, TDQS Function Matrix

MR1 (A11)	DM / TDQS	NU / TDQS								
0 (TDQS Disabled)	DM	Hi-Z								
1 (TDQS Enabled)	TDQS	TDQS								
Note:	Note:									
1. If TDQS is enabled, the DM function is disabled.										
2. When not used, TDQS function can be disab	2. When not used, TDQS function can be disabled to save termination power.									

3. TDQS function is only available for x8 DRAM and must be disabled for x16.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

### Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, Rtt\_WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS, RAS, CAS, WE high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.


### **MR2** Definition

0

1

1

MR3



#### Notes

Default state of PASR is disabed. This is enabled by using 1. an electrical fuse. Please contact with NTC for the demand.



### CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5) shown in MR2. CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3(L) DRAM does not support any half clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); WL=AL+CWL.

### Auto Self-Refresh (ASR) and Self-Refresh Temperature (SRT)

DDR3(L) SDRAM must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the ASR function or program the SRT bit appropriately.

Optional in DDR3(L) SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3(L) SDRAM devices support the following options or requirements referred to in this material. For more details refer to "Extended Temperature Usage". DDR3(L) SDRAMs must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the optional ASR function or program the SRT bit appropriately.

## Dynamic ODT (Rtt\_WR)

DDR3(L) SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3(L) SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT settings. In Write leveling mode, only RTT\_Nom is available. For details on Dynamic ODT operation, refer to "Dynamic ODT".




#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

## Mode Register MR3

The Mode Register MR3 controls Multi-purpose registers. The Mode Register 3 is written by asserting low on CS, RAS, CAS,

WE high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.

#### **MR3 Definition**






## Multi-Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a Mode Register Set (MRS) command must be issued to MR3 register with bit A2=1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2=0). Power down mode, Self-Refresh and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence.



## Fig. 1: MPR Block Diagram

To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1, prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. The resulting operation, when a RD or RDA command is issued, is defined by MR3 bits A[1:0] when the MPR is enabled as shown. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Note that in MPR mode RDA has the same functionality as a READ command which means the auto precharge part of RDA is ignored. Power-Down mode, Self-Refresh and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

### MPR MR3 Register Definition

MR3 A[2]	MR3 A[1:0]	<b>F</b> ormation
MPR	MPR-Loc	Function
Ob	don't care (0b or 1b)	Normal operation, no MPR transaction. All subsequent Reads will come from DRAM array. All subsequent Write will go to DRAM array.
1b	See MR3 Table	Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].

#### **MPR Functional Description**

- •One bit wide logical interface via all DQ pins during READ operation.
- •Register Read on x8:
- •DQ[0] drives information from MPR.
- •DQ[7:1] either drive the same information as DQ [0], or they drive 0b.
- •Register Read on x16:
- •DQL[0] and DQU[0] drive information from MPR.
- •DQL[7:1] and DQU[7:1] either drive the same information as DQL [0], or they drive 0b.
- •Addressing during for Multi Purpose Register reads for all MPR agents:
- •BA [2:0]: don't care
- •A[1:0]: A[1:0] must be equal to '00'b. Data read burst order in nibble is fixed
- •A[2]: For BL=8, A[2] must be equal to 0b, burst order is fixed to [0,1,2,3,4,5,6,7], \*) For Burst
- Chop 4 cases, the burst order is switched on nibble base A [2]=0b, Burst order: 0,1,2,3 \*)
- A[2]=1b, Burst order: 4,5,6,7 \*)
- •A[9:3]: don't care
- •A10/AP: don't care
- •A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0.
- •A11, A13... (if available): don't care
- •Regular interface functionality during register reads:
- •Support two Burst Ordering which are switched with A2 and A[1:0]=00b.
- •Support of read burst chop (MRS and on-the-fly via A12/BC)
- •All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3(L) SDRAM.
- •Regular read latencies and AC timings apply.
- •DLL must be locked prior to MPR Reads.
- NOTE: \*) Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.



## **MPR MR3 Register Definition**

IR3 A[2]	MR3 A[1:0]	Function			Burst Order
		Function	Burst Length	A[2:0]	and Data Pattern
					Burst order 0,1,2,3,4,5,6,7
		Read Predefined	BL8	000b	Pre-defined Data Pattern
					[0,1,0,1,0,1,0,1]
1b	00b	Pattern for	BC4	000b	Burst order 0,1,2,3 Pre-defined Data
		System Calibration	DC4	0000	Pattern [0,1,0,1]
		Calibration	BC4	100b	Burst order 4,5,6,7
			DC4	TOOD	Pre-defined Data Pattern [0,1,0,1]
			BL8	000b	Burst order 0,1,2,3,4,5,6,7
1b	01b	RFU	BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7
			BL8	000b	Burst order 0,1,2,3,4,5,6,7
1b	10b	RFU	BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7
			BL8	000b	Burst order 0,1,2,3,4,5,6,7
1b	11b	RFU	BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7



# DDR3(L) SDRAM Command Description and Operation

**Command Truth Table** 

		СК	E									A0-	NOTES
Function	Abbreviation	Previous	Current	cs	RAS	CAS	WE	1	A13-	A12- BC	ATU-	A9,	NUTES
		Cycle	Cycle					BAL	Alt		~	A11	
Mode Register Set	MRS	н	Н	L	L	L	L	BA	OP Code				
Refresh	REF	н	Н	L	L	L	н	V	V	V	V	V	
Self Refresh Entry	SRE	н	L	L	L	L	н	V	V	V	V	V	7,9,12
Self Refresh Exit	SRX	L	Н	н	х	х	х	х	х	х	х	х	79010
Sell Reliesh Exit	SKA	L	п	L	н	н	н	V	V	V	V	V	7,8,9,12
Single Bank Precharge	PRE	н	Н	L	L	н	L	BA	V	V	L	V	
Precharge all Banks	PREA	н	Н	L	L	н	L	V	V	V	н	V	
Bank Activate	ACT	н	н	L	L	н	н	BA	Rov	v Addı	ress (l	RA)	
Write (Fixed BL8 or BC4)	WR	н	н	L	н	L	L	BA	RFU	V	L	CA	
Write (BC4, on the Fly)	WRS4	н	н	L	н	L	L	BA	RFU	L	L	CA	
Write (BL8, on the Fly)	WRS8	н	н	L	н	L	L	BA	RFU	н	L	CA	
Write with Auto Precharge (Fixed BL8 or BC4)	WRA	н	н	L	н	L	L	BA	RFU	V	н	CA	
Write with Auto Precharge (BC4, on the Fly)	WRAS4	н	н	L	н	L	L	BA	RFU	L	н	CA	
Write with Auto Precharge (BL8, on the Fly)	WRAS8	н	н	L	н	L	L	BA	RFU	н	н	CA	
Read (Fixed BL8 or BC4)	RD	н	Н	L	н	L	н	BA	RFU	V	L	CA	
Read (BC4, on the Fly	RDS4	н	н	L	н	L	н	BA	RFU	L	L	CA	
Read (BL8, on the Fly)	RDS8	н	Н	L	L H L H BA RFU H L C		CA						
Read with Auto Precharge (Fixed BL8 or BC4)	RDA	н	Н	L	н	L	н	ΒА	RFU	V	н	CA	
Read with Auto Precharge (BC4, on the Fly)	RDAS4	н	Н	L	н	L	н	ΒА	RFU	L	н	CA	
Read with Auto Precharge (BL8, on the Fly)	RDAS8	н	Н	L	н	L	н	ΒА	RFU	н	н	CA	
No Operation	NOP	н	н	L	н	н	н	V	V	V	v	V	10
Device Deselected	DES	н	Н	н	х	х	х	х	х	х	х	х	11
David D				L	н	н	н	V	V	V	V	V	0.40
Power Down Entry	PDE	н	L	н	х	х	х	х	х	х	х	х	6,12
	DDY	L	н	L	н	н	н	V	V	V	V	V	0.40
Power Down Exit	PDX			н	х	х	х	х	х	х	х	х	6,12
ZQ Calibration Long	ZQCL	н	Н	L	_ H H L X X H X		х						
ZQ Calibration Short	ZQCS	н	Н	L	н	н	L	х	х	х	L	х	



NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### DDR3(L) SDRAM Command Description and Operation

#### **Command Truth Table (Conti.)**

- NOTE1. All DDR3(L) SDRAM commands are defined by states of CS, RAS, CAS, WE and CKE at the rising edge of the clock. The MSB of BA, RA and CA are device density and configuration dependant.
- NOTE2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
- NOTE3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.
- NOTE4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".
- NOTE5. Burst reads or writes cannot be terminated or interrupted and Fixed/on-the-Fly BL will be defined by MRS.
- NOTE6. The Power-Down Mode does not perform any refresh operation.
- NOTE7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- NOTE8. Self Refresh Exit is asynchronous.
- NOTE9. VREF (Both VrefDQ and VrefCA) must be maintained during Self Refresh operation.
- NOTE10. The No Operation command should be used in cases when the DDR3(L) SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3(L) SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a pervious operation that is still executing, such as a burst read or write cycle.
- NOTE11. The Deselect command performs the same function as No Operation command.

NOTE12. Refer to the CKE Truth Table for more detail with CKE transition.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### **CKE Truth Table**

	СКЕ				
Current State	Previous Cycle	Current Cycle	Command (N) RAS, CAS, WE, CS	Action (N)	Notes
	(N-1)	(N)			
Dower Down	L	L	х	Maintain Power-Down	14,15
Power-Down	L	н	DESELECT or NOP	Power-Down Exit	11,14
Calf Dafrach	L	L	х	Maintain Self-Refresh	15,16
Self-Refresh	L	н	DESELECT or NOP	Self-Refresh Exit	8,12,16
Bank(s) Active	н	L	DESELECT or NOP	Active Power-Down Entry	11,13,14
Reading	Н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Writing	н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Precharging	н	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Refreshing	н	L	DESELECT or NOP	Precharge Power-Down Entry	11
	н	L	DESELECT or NOP	Precharge Power-Down Entry	11,13,14,18
All Banks Idle	Н	L	REFRESH	Self-Refresh	9,13,18

NOTE 1 CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.

NOTE 2 Current state is defined as the state of the DDR3(L) SDRAM immediately prior to clock edge N.

NOTE 3 COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.

NOTE 4 All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

NOTE 5 The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.

NOTE 6 CKE must be registered with the same value on tCKEmin consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the tCKEmin clocks of registrations. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + tCKEmin + tIH.

NOTE 7 DESELECT and NOP are defined in the Command Truth Table.

NOTE 8 On Self-Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands may be issued only after tXSDLL is satisfied.

NOTE 9 Self-Refresh modes can only be entered from the All Banks Idle state.

NOTE 10 Must be a legal command as defined in the Command Truth Table.

NOTE 11 Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.

NOTE 12 Valid commands for Self-Refresh Exit are NOP and DESELECT only.

NOTE 13 Self-Refresh cannot be entered during Read or Write operations.

NOTE 14 The Power-Down does not perform any refresh operations.

NOTE 15 "X" means "don't care"(including floating around VREF) in Self-Refresh and Power-Down. It also applies to Address pins.

NOTE 16 VREF (Both Vref\_DQ and Vref\_CA) must be maintained during Self-Refresh operation.

NOTE 17 If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power-Down is entered, otherwise Active Power-Down is entered.

NOTE 18 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied (tXS, tXP, tXPDLL, etc).



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### No Operation (NOP) Command

The No operation (NOP) command is used to instruct the selected DDR3(L) SDRAM to perform a NOP ( $\overline{CS}$  low and  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  high). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### **Deselect Command**

The Deselect function (CS HIGH) prevents new commands from being executed by the DDR3(L) SDRAM. The DDR3(L) SDRAM is effectively deselected. Operations already in progress are not affected.

#### **DLL- Off Mode**

DDR3(L) DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operations until A0 bit set back to "0". The MR1 A0 bit for DLL control can be switched either during initialization or later.

The DLL-off Mode operations listed below are an optional feature for DDR3(L). The maximum clock frequency for DLL-off Mode is specified by the parameter tCKDLL\_OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.


DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK) but not the data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL-1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLL-on mode.

The timing relations on DLL-off mode READ operation have shown at the following Timing Diagram (CL=6, BL=8)



### **DLL-off mode READ Timing Operation**



Note: The tDQSCK is used here for DQS, DQS, and DQ to have a simplified diagram; the DLL\_off shift will affect both timings in the same way and the skew between all DQ, DQS, and DQS signals will still be tDQSQ.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### DLL on/off switching procedure

DDR3(L) DLL-off mode is entered by setting MR1 bit A0 to "1"; this will disable the DLL for subsequent operation until A0 bit set back to "0".

### DLL "on" to DLL "off" Procedure


To switch from DLL "on" to DLL "off" requires the frequency to be changed during Self-Refresh outlined in the following procedure:

- 1. Starting from Idle state (all banks pre-charged, all timing fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL).
- 2. Set MR1 Bit A0 to "1" to disable the DLL.
- 3. Wait tMOD.
- 4. Enter Self Refresh Mode; wait until (tCKSRE) satisfied.
- 5. Change frequency, in guidance with "Input Clock Frequency Change" section.
- 6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
- 7. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until all tMOD timings from any MRS command are satisfied. If both ODT features were disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 8. Wait tXS, and then set Mode Registers with appropriate values (especially an update of CL, CWL, and WR may be necessary. A ZQCL command may also be issued after tXS).
- 9. Wait for tMOD, and then DRAM is ready for next command.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

### DLL Switch Sequence from DLL-on to DLL-off





#### DLL "off" to DLL "on" Procedure


To switch from DLL "off" to DLL "on" (with requires frequency change) during Self-Refresh:

- 1. Starting from Idle state (all banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered).
- 2. Enter Self Refresh Mode, wait until tCKSRE satisfied.
- 3. Change frequency, in guidance with "Input clock frequency change" section.
- 4. Wait until a stable is available for at least (tCKSRX) at DRAM inputs.
- 5. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until tDLLK timing from subsequent DLL Reset command is satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered. The ODT signal must continuously be registered LOW until tDLLK timings from subsequent DLL Reset command is satisfied. If both ODT features are disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
- 6. Wait tXS, then set MR1 Bit A0 to "0" to enable the DLL.
- 7. Wait tMRD, then set MR0 Bit A8 to "1" to start DLL Reset.
- 8. Wait tMRD, then set Mode registers with appropriate values (especially an update of CL, CWL, and WR may be necessary. After tMOD satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK).
- **9.** Wait for tMOD, then DRAM is ready for next command (remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL!). In addition, wait also for tZQoper in case a ZQCL command was issued.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

### DLL Switch Sequence from DLL-on to DLL-off





#### Input Clock frequency change

Once the DDR3(L) SDRAM is initialized, the DDR3(L) SDRAM requires the clock to be "stable" during almost all states of normal operation. This means once the clock frequency has been set and is to be in the "stable state", the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specification.


The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) Self-Refresh mode and (2) Precharge Power-Down mode. Outside of these two modes, it is illegal to change the clock frequency.

For the first condition, once the DDR3(L) SDRAM has been successfully placed in to Self-Refresh mode and tCKSRE has been satisfied, the state of the clock becomes a don't care. Once a don't care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to tCKSRX. When entering and exiting Self-Refresh mode of the sole purpose of changing the clock frequency. The DDR3(L) SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade.

The second condition is when the DDR3(L) SDRAM is in Precharge Power-Down mode (either fast exit mode or slow exit mode). If the RTT\_Nom feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state. If the RTT\_Nom feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case. A minimum of tCKSRE must occur after CKE goes LOW before the clock frequency may change. The DDR3(L) SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM tCKSRX before precharge Power Down may be exited; after Precharge Power Down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL re-lock period, ODT must remain LOW and CKE must remain HIGH. After the DLL lock time, the DRAM is ready to operate with new clock frequency.



#### **Change Frequency during Precharge Power-down**



NOTES:

1. Applicable for both SLOW EXIT and FAST EXIT Precharge Power-down

2. tAOFPD and tAOF must be statisfied and outputs High-Z prior to T1; refer to ODT timing section for exact requirements 3. If the RTT\_NOM feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state. If the RTT\_NOM feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.

47




#### Write Leveling

For better signal integrity, DDR3(L) memory adopted fly by topology for the commands, addresses, control signals, and clocks. The fly by topology has benefits from reducing number of stubs and their length but in other aspect, causes flight time skew between clock and strobe at every DRAM on DIMM. It makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the controller should support "write leveling" in DDR3(L) SDRAM to compensate the skew.

The memory controller can use the "write leveling" feature and feedback from the DDR3(L) SDRAM to adjust the DQS -DQS to CK -  $\overline{CK}$  relationship. The memory controller involved in the leveling must have adjustable delay setting on DQS -DQS to align the rising edge of DQS -  $\overline{DQS}$  with that of the clock at the DRAM pin. DRAM asynchronously feeds back CK - $\overline{CK}$ , sampled with the rising edge of DQS -  $\overline{DQS}$ , through the DQ bus. The controller repeatedly delays DQS -  $\overline{DQS}$  until a transition from 0 to 1 is detected. The DQS -  $\overline{DQS}$  delay established though this exercise would ensure tDQSS specification. Besides tDQSS, tDSS, and tDSH specification also needs to be fulfilled. One way to achieve this is to combine the actual tDQSS in the application with an appropriate duty cycle and jitter on the DQS -  $\overline{DQS}$  signals. Depending on the actual tDQSS in the application, the actual values for tDQSL and tDQSH may have to be better than the absolute limits provided in "AC Timing Parameters" section in order to satisfy tDSS and tDSH specification. A conceptual timing of this scheme is show as below figure.

#### Write Leveling Concept



DQS/DQS driven by the controller during leveling mode must be determined by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations x8. Therefore, a separate feedback mechanism should be able for each byte lane. The upper data bits should provide the feedback of the upper diff\_DQS (diff\_UDQS) to clock relationship whereas the lower data bits would indicate the lower diff\_DQS (diff\_LDQS) to clock relationship.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### DRAM setting for write leveling and DRAM termination unction in that mode

DRAM enters into Write leveling mode if A7 in MR1 set "High" and after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set "Low". Note that in write leveling mode, only DQS/DQS terminations are activated and deactivated via ODT pin not like normal operation.

#### MR setting involved in the leveling procedure

Function	MR1	Enable	Disable
Write leveling enable A7		1	0
Output buffer mode (Qoff) A12		0	1

#### DRAM termination function in the leveling mode

ODT pin at DRAM	DQS/DQS termination	DQs termination
De-asserted	off	off
Asserted	on	off

Note: In write leveling mode with its output buffer disabled (MR1[bit7]=1 with MR1[bit12]=1) all RTT\_Nom settings are allowed; in Write Leveling Mode with its output buffer enabled (MR1[bit7]=1 with MR1[bit12]=0) only RTT\_Nom settings of RZQ/2, RZQ/4, and RZQ/6 are allowed.

#### **Procedure Description**


Memory controller initiates Leveling mode of all DRAMs by setting bit 7 of MR1 to 1. With entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only NOP or Deselect commands are allowed. As well as an MRS command to exit write leveling mode. Since the controller levels one rank at a time, the output of other rank must be disabled by setting MR1 bit A12 to 1. Controller may assert ODT after tMOD, time at which DRAM is ready to accept the ODT signal.

Controller may drive DQS low and  $\overline{DQS}$  high after a delay of tWLDQSEN, at which time DRAM has applied on-die termination on these signals. After tDQSL and tWLMRD controller provides a single DQS,  $\overline{DQS}$  edge which is used by the DRAM to sample CK –  $\overline{CK}$  driven from controller. tWLMRD (max) timing is controller dependent.

DRAM samples CK -  $\overline{CK}$  status with rising edge of DQS and provides feedback on all the DQ bits asynchronously after tWLO timing. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits; there are no read strobes (DQS/DQS) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS –  $\overline{DQS}$  delay setting and launches the next DQS/DQS pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS –  $\overline{DQS}$  delay setting and write leveling is achieved for the device. The following figure describes the timing diagram and parameters for the overall Write leveling procedure.



### Timing details of Write leveling sequence DQS - $\overline{DQS}$ is capturing CK - $\overline{CK}$ low at T1 and CK - $\overline{CK}$ high at T2



#### Write Leveling Mode Exit


The following sequence describes how Write Leveling Mode should be exited:

- 1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (Te1).
- 2. Drive ODT pin low (tIS must be satisfied) and keep it low (see Tb0).
- 3. After the RTT is switched off, disable Write Level Mode via MRS command (see Tc2).

4. After tMOD is satisfied (Te1), any valid command may be registered. (MR commands may be issued after tMRD (Td1).



### Timing detail of Write Leveling exit Extended Temperature Usage



Nanya's DDR3(L) SDRAM supports the optional extended temperature range of 0°C to +95°C, TC. Thus, the SRT and ASR options must be used at a minimum. The extended temperature range DRAM must be refreshed externally at 2X (double refresh) anytime the case temperature is above +85°C (and does not exceed +95°C). The external refreshing requirement is accomplished by reducing the refresh period from 64ms to 32ms. However, self refresh mode requires either ASR or SRT to support the extended temperature. Thus either ASR or SRT must be enabled when TC is above +85°C or self refresh cannot be used until the case temperature is at or below +85°C.

Table 14 summarizes the two extended temperature options and Table 15 summarizes how the two extended temperature options relate to one another.

Field	Bits	Description					
		Auto Self-Refresh (ASR)					
		When enabled, DDR3(L) SDRAM automatically provides Self-Refresh power management					
ASR	MR2(A6)	functions for all supported operating temperature values. If not enabled, the SRT bit must be					
ASK	WIRZ(AO)	programmed to indicate T <sub>OPER</sub> during subsequent Self-Refresh operation.					
		0 = Manual SR Reference (SRT)					
		1 = ASR enable					
		Self-Refresh Temperature (SRT) Range					
		If ASR = 0, the SRT bit must be programmed to indicate $T_{OPER}$ during subsequent Self-Refresh					
SRT	MR2(A7)	operation. If ASR = 1, SRT bit must be set to 0.					
		0 = Normal operating temperature range					
		1 = Extended operating temperature range					

#### **Mode Register Description**

51



#### Auto Self-Refresh mode - ASR mode

DDR3(L) SDRAM provides an Auto-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6=1 and MR2 bit A7=0. The DRAM will manage Self-Refresh entry in either the Normal or Extended Temperature Ranges. In this mode, the DRAM will also manage Self-Refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures. If the ASR option is not supported by DRAM, MR2 bit A6 must set to 0. If the ASR option is not enabled (MR2 bit A6=0), the SRT bit (MR2 bit A7) must be manually programmed with the operating temperature range required during Self-Refresh operation. Support of the ASR option does not automatically imply support of the Extended Temperature Range.

#### Self-Refresh Temperature Range - SRT

SRT applies to devices supporting Extended Temperature Range only. If ASR=0, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT=0, then the DRAM will set an appropriate refresh rate for Self-Refresh operation in the Normal Temperature Range. If SRT=1, then the DRAM will set an appropriate, potentially different, refresh rate to allow Self-Refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to IDD table for details.

MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self-Refresh mode
0	0	Self-Refresh rate appropriate for the Normal Temperature Range	Normal (0 ~ 85C)
0	1	Self-Refresh appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 ~ 95C)
1	0	ASR enabled (for devices supporting ASR and Normal Temperature Range). Self-Refresh power consumption is temperature dependent.	Normal (0 ~ 85C)
1	0	ASR enabled (for devices supporting ASR and Extended Temperature Range). Self-Refresh power consumption is temperature dependent.	Normal and Extended (0 ~ 95C)
1	1	llegal	

#### Self-Refresh mode summary



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

MR3 A[2]	MR3 A[1:0]	Function
0	don't care (0 or 1)	Normal operation, no MPR transaction. All subsequent Reads will come from DRAM array. All subsequent Writes will go to DRAM array.
1	See the following table	Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].

#### **MPR MR3 Register Definition**

#### MPR Functional Description

- One bit wide logical interface via all DQ pins during READ operation.
- Register Read on x8:
- DQ [0] drives information from MPR.
- DQ [7:1] either drive the same information as DQ [0], or they drive 0.
- Addressing during for Multi Purpose Register reads for all MPR agents:
- BA [2:0]: don't care.
- A [1:0]: A [1:0] must be equal to "00". Data read burst order in nibble is fixed.
- A[2]: For BL=8, A[2] must be equal to 0, burst order is fixed to [0,1,2,3,4,5,6,7]; For Burst chop 4 cases, the burst order is switched on nibble base, A[2]=0, burst order: 0,1,2,3, A[2]=1, burst order: 4,5,6,7. \*)
- A [9:3]: don't care.
- A10/AP: don't care.
- A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0
- A11, A13: don't care.
- Regular interface functionality during register reads:
- Support two Burst Ordering which are switched with A2 and A[1:0]=00.
- Support of read burst chop (MRS and on-the-fly via A12/BC).
- All other address bits (remaining column addresses bits including A10, all bank address bits) will be ignored by the DDR3(L) SDRAM.
- Regular read latencies and AC timings apply.
- DLL must be locked prior to MPR READs.

Note \*): Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.



#### **MPR Register Address Definition**

The following table provide an overview of the available data location, how they are addressed by MR3 A[1:0] during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi Purpose Register Read.

### **MPR MR3 Register Definition**

MR3 A[2]	MR3 A[1:0]	Function	Burst Length	Read Address A[2:0]	Burst Order and Data Pattern	
	00		Read	BL8	000	Burst order 0,1,2,3,4,5,6,7 Pre-defined Data Pattern [0,1,0,1,0,1,0,1]
1		Predefined Pattern for	-	000	Burst order 0,1,2,3 Pre-defined Data Pattern [0,1,0,1]	
		System Calibration	BC4	100	Burst order 4,5,6,7 Pre-defined Data Pattern [0,1,0,1]	
			BL8	000	Burst order 0,1,2,3,4,5,6,7	
1	01	01 RFU	BC4	000	Burst order 0,1,2,3	
			BC4	100	Burst order 4,5,6,7	
			BL8	000	Burst order 0,1,2,3,4,5,6,7	
1	10	RFU	BC4	000	Burst order 0,1,2,3	
			BC4	100	Burst order 4,5,6,7	
			BL8	000	Burst order 0,1,2,3,4,5,6,7	
1	11	11 RFU	BC4	000	Burst order 0,1,2,3	
	BC4	BC4	100	Burst order 4,5,6,7		
Note: Burst or	der bit 0 is assign	ed to LSB and t	he burst order b	oit 7 is assigned to	MSB of the selected MPR agent.	

### **ACTIVE Command**

The ACTIVE command is used to open (or activate) a row in a particular bank for subsequent access. The value on the BA0-BA2 inputs selects the bank, and the addresses provided on inputs A0-A15 selects the row. These rows remain active (or open) for accesses until a precharge command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.



#### PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle bank) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

### **READ Operation**


#### **Read Burst Operation**

During a READ or WRITE command DDR3(L) will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12=0, BC4 (BC4 = burst chop, tCCD=4)


A12=1, BL8

A12 will be used only for burst length control, not a column address.



#### Read Burst Operation RL=5 (AL=0, CL=5, BL=8)

#### READ Burst Operation RL = 9 (AL=4, CL=5, BL=8)





#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### **READ Timing Definitions**

Read timing is shown in the following figure and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:

tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK.

tDQSCK is the actual position of a rising strobe edge relative to CK,  $\overline{\text{CK}}.$ 

tQSH describes the DQS,  $\overline{\text{DQS}}$  differential output high time.

tDQSQ describes the latest valid transition of the associated DQ pins.

tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

tQSL describes the DQS,  $\overline{\text{DQS}}$  differential output low time.

tDQSQ describes the latest valid transition of the associated DQ pins.

tQH describes the earliest invalid transition of the associated DQ pins.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### Read Timing; Clock to Data Strobe relationship

Clock to Data Strobe relationship is shown in the following figure and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:


- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK and CK.
- tDQSCK is the actual position of a rising strobe edge relative to CK and  $\overline{CK}$ .

tQSH describes the data strobe high pulse width.

Falling data strobe edge parameters:

tQSL describes the data strobe low pulse width.

#### **Clock to Data Strobe Relationship**



- **NOTES: 1.** Within a burst, rising strobe edge is not necessarily fixed to be always at tDQSCK(min) or tDQSCK(max). Instead, rising strobe edge can vary between tDQSCK(min) and tDQSCK(max).
  - 2. The DQS, DQS# differential output high time is defined by tQSH and the DQS, DQS# differential output low time is defined by tQSL.
  - 3. Likewise, tLZ(DQS)min and tHZ(DQS)min are not tied to tDQSCKmin (early strobe case) and tLZ(DQS)max and tHZ(DQS)max are not tied to tDQSCKmax (late strobe case).
  - 4. The minimum pulse width of read preamble is defined by tRPRE(min).
  - 5. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZDSQ(max) on the right side.
  - 6. The minimum pulse width of read postamble is defined by tRPST(min).
  - 7. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### Read Timing; Data Strobe to Data Relationship

The Data Strobe to Data relationship is shown in the following figure and is applied when the DLL and enabled and locked.

Rising data strobe edge parameters:

tDQSQ describes the latest valid transition of the associated DQ pins.

tQH describes the earliest invalid transition of the associated DQ pins.


Falling data strobe edge parameters:

tDQSQ describes the latest valid transition of the associated DQ pins.


tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined

#### Data Strobe to Data Relationship




### Read to Read (CL=5, AL=0)






#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

### READ to WRITE (CL=5, AL=0; CWL=5, AL=0)






## READ to READ (CL=5, AL=0)





NT5CB(C)512M8CN / NT5CB(C)256M16CP

### READ to WRITE (CL=5, AL=0; CWL=5, AL=0)





NT5CB(C)512M8CN / NT5CB(C)256M16CP

### Write Operation

#### **DDR3(L)** Burst Operation

During a READ or WRITE command, DDR3(L) will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (Auto Precharge can be enabled or disabled). A12=0, BC4 (BC4 = Burst Chop, tCCD=4) A12=1, BL8 A12 is used only for burst length control, not as a column address.

#### **WRITE Timing Violations**

#### Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure the DRAM works properly. However, it is desirable for certain minor violations that the DRAM is guaranteed not to "hang up" and errors be limited to that particular operation.

For the following, it will be assumed that there are no timing violations with regard to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

#### **Data Setup and Hold Violations**

Should the strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with the offending WRITE command.

Subsequent reads from that location might result in unpredictable read data, however, the DRAM will work properly otherwise.

#### Strobe to Strobe and Strobe to Clock Violations


Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH, tDQSS) be violated, for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

#### Write Timing Parameters

This drawing is for example only to enumerate the strobe edges that "belong" to a write burst. No actual timing violations are shown here. For a valid burst all timing parameters for each edge of a burst need to be satisfied (not only for one edge - as shown).



### Write Timing Definition




Note:

- 1. BL=8, WL=5 (AL=0, CWL=5).
- **2.** Din n = data in from column n.
- 3. NOP commands are shown for ease of illustration; other command may be valid at these times.
- 4. BL8 setting activated by either MR0 [A1:0=00] or MR0 [A1:0=01] and A12 = 1 during WRITE command at T0.
- 5. tDQSS must be met at each rising clock edge.



NT5CB(C)512M8CN / NT5CB(C)256M16CP


### WRITE to WRITE (WL=5; CWL=5, AL=0)





NT5CB(C)512M8CN / NT5CB(C)256M16CP


### WRITE to READ (RL=5, CL=5, AL=0; WL=5, CWL=5, AL=0; BL=4)





NT5CB(C)512M8CN / NT5CB(C)256M16CP

### WRITE to WRITE (WL=5, CWL=5, AL=0)






#### **Refresh Command**


The Refresh command (REF) is used during normal operation of the DDR3(L) SDRAMs. This command is not persistent, so it must be issued each time a refresh is required. The DDR3(L) SDRAM requires Refresh cycles at an average periodic interval of tREFI. When  $\overline{CS}$ ,  $\overline{RAS}$ , and  $\overline{CAS}$  are held Low and  $\overline{WE}$  High at the rising edge of the clock, the chip enters a Refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the Refresh Command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a Refresh command. An internal address counter suppliers the address during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh Command and the next valid command, except NOP or DES, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in the following figure.

In general, a Refresh command needs to be issued to the DDR3(L) SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the DDR3(L) SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to 9 x tREFI. A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh command is limited to 9 x tREFI. Before entering Self-Refresh Mode, all postponed Refresh commands must be executed.

#### Self-Refresh Entry/Exit Timing




#### **Postponing Refresh Commands (Example)**





#### Pulled-in Refresh Commands (Example)



#### **Self-Refresh Operation**

The Self-Refresh command can be used to retain data in the DDR3(L) SDRAM, even if the reset of the system is powered down. When in the Self-Refresh mode, the DDR3(L) SDRAM retains data without external clocking. The DDR3(L) SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh Entry (SRE) Command is defined by having  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{CKE}$  held low with WE high at the rising edge of the clock.

Before issuing the Self-Refreshing-Entry command, the DDR3(L) SDRAM must be idle with all bank precharge state with tRP satisfied. Also, on-die termination must be turned off before issuing Self-Refresh-Entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. During normal operation (DLL on), MR1 (A0=0), the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-RESET) upon exiting Self-Refresh.

When the DDR3(L) SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET, are "don't care". For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VRefCA, and VRefDQ) must be at valid levels. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

The clock is internally disabled during Self-Refresh operation to save power. The minimum time that the DDR3(L) SDRAM must remain in Self-Refresh mode is tCKE. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered; however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh mode.

The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a Self-Refresh Exit Command (SRX, combination of CKE going high and either NOP or Deselect on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress. Before a command which requires a locked DLL can be applied, a delay of at least tXSDLL and applicable ZQCAL function requirements [TBD] must be satisfied.

69




#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in "ZQ Calibration Commands". To issue ZQ calibration commands, applicable timing requirements must be satisfied.

CKE must remain HIGH for the entire Self-Refresh exit period tXSDLL for proper operation except for Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3(L) SDRAM can be put back into Self-Refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or deselect commands must be registered on each positive clock edge during the Self-Refresh exit interval tXS. ODT must be turned off during tXSDLL.

The use of Self-Refresh mode instructs the possibility that an internally times refresh event can be missed when CKE is raised for exit from Self-Refresh mode. Upon exit from Self-Refresh, the DDR3(L) SDRAM requires a minimum of one extra refresh command before it is put back into Self-Refresh mode.



#### Self-Refresh Entry/Exit Timing

Nanva Technology Cooperation © All Rights Reserved.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

### **Power-Down Modes**

#### **Power-Down Entry and Exit**

Power-Down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read/write operation are in progress. CKE is allowed to go low while any of other operation such as row activation, precharge or auto precharge and refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During Power-Down, if all banks are closed after any in progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in progress commands are completed, the device will be in active Power-Down mode.

Entering Power-down deactivates the input and output buffers, excluding CK, CK, ODT, CKE, and RESET. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE\_low will result in deactivation of command and address receivers after tCPDED has expired.

Status of DRAM	MRS bit A12	DLL	PD Exit	Relevant Parameters		
Active	Don't Care	On	Fast	tXP to any valid command		
(A Bank or more open)	Dont Care	Oli	Fasi	tXP to any valid command.		
				tXP to any valid command. Since it is in precharge state, commands		
Precharged	0	Off	Slow	here will be ACT, AR, MRS/EMRS, PR, or PRA.		
(All Banks Precharged)	U	Oli	310 W	tXPDLL to commands who need DLL to operate, such as RD, RDA,		
				or ODT control line.		
Precharged	1	On	Fast	tVD to any valid command		
(All Banks Precharged)	I	On	rdSl	tXP to any valid command.		

#### **Power-Down Entry Definitions**


Also the DLL is disabled upon entering precharge power-down (Slow Exit Mode), but the DLL is kept enabled during precharge power-down (Fast Exit Mode) or active power-down. In power-down mode, CKE low, RESET high, and a stable clock signal must be maintained at the inputs of the DDR3(L) SDRAM, and ODT should be in a valid state but all other input signals are "Don't care" (If RESET goes low during Power-Down, the DRAM will be out of PD mode and into reset state). CKE low must be maintain until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

71



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP


The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXPDLL after CKE goes high. Power-down exit latency is defined at AC spec table of this datasheet. **Active Power-Down Entry and Exit timing diagram** 




Timing Diagrams for CKE with PD Entry, PD Exit with Read, READ with Auto Precharge, Write and Write with Auto

Precharge, Activate, Precharge, Refresh, MRS:

#### Power-Down Entry after Read and Read with Auto Precharge







Power-Down Entry after Write with Auto Precharge




# **Power-Down Entry after Write**




# Precharge Power-Down (Fast Exit Mode) Entry and Exit



# Precharge Power-Down (Slow Exit Mode) Entry and Exit




# **Refresh Command to Power-Down Entry**






NT5CB(C)512M8CN / NT5CB(C)256M16CP


# Active Command to Power-Down Entry



## Precharge/Precharge all Command to Power-Down Entry



## **MRS Command to Power-Down Entry**






# **On-Die Termination (ODT)**

ODT (On-Die Termination) is a feature of the DDR3(L) SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, DQS, and DM for x8 configuration and TDQS, TDQS for x8 configuration, when enabled via A11=1 in MR1) via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices.

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown as below.

#### **Functional Representation of ODT**



The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of RTT is determined by the settings of Mode Register bits. The ODT pin will be ignored if the Mode Register MR1 and MR2 are programmed to disable ODT and in self-refresh mode.

# **ODT Mode Register and ODT Truth Table**

The ODT Mode is enabled if either of MR1 {A2, A6, A9} or MR2 {A9, A10} are non-zero. In this case, the value of RTT is determined by the settings of those bits.

Application: Controller sends WR command together with ODT asserted.

One possible application: The rank that is being written to provides termination.

DRAM turns ON termination if it sees ODT asserted (except ODT is disabled by MR)

DRAM does not use any write or read command decode information.

### **Termination Truth Table**

ODT pin	DRAM Termination State
0	OFF
1	ON, (OFF, if disabled by MR1 {A2, A6, A9} and MR2{A9, A10} in general)



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes are:

- Any bank active with CKE high
- Refresh with CKE high
- Idle mode with CKE high
- Active power down mode (regardless of MR0 bit A12)
- Precharge power down mode if DLL is enabled during precharge power down by MR0 bit A12

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT\_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

In synchronous ODT mode, RTT will be turned on ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLonn = WL - 2; ODTLoff = WL-2.

# **ODT Latency and Posted ODT**

In synchronous ODT Mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal. ODTLon = CWL + AL - 2; ODTLoff = CWL + AL - 2. For details, refer to DDR3(L) SDRAM latency definitions.

#### **ODT Latency**

Symbol	Parameter	DDR3-1600	Unit
ODTLon	ODT turn on Latency	WL - 2 = CWL + AL - 2	tCK
ODTLoff	ODT turn off Latency	WL - 2 = CWL + AL - 2	tCK



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

## **Timing Parameters**


In synchronous ODT mode, the following timing parameters apply: ODTLon, ODTLoff, tAON min/max, tAOF min/max.


Minimum RTT turn-on time ( $t_{AON}$  min) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn-on time ( $t_{AON}$  max) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.

Minimum RTT turn-off time ( $t_{AOF}$  min) is the point in time when the device starts to turn off the ODT resistance. Maximum RTT turn off time ( $t_{AOF}$  max) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL=4) or ODTH8 (BL=8) after the write command. ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a write command until ODT is registered low.

# Synchronous ODT Timing Example for AL=3; CWL=5; ODTLon=AL+CWL-2=6; ODTLoff=AL+CWL-2=6






ODT must be held for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BL=4) or ODTH8 (BL=8) after Write command (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of Write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered at T6 ODT must not go low before T11 as ODTH4 must also be satisfied from the registration of the Write command at T7.



# **ODT during Reads:**

As the DDR3(L) SDRAM cannot terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may not be enabled until the end of the post-amble as shown in the following figure. DRAM turns on the termination when it stops driving which is determined by tHZ. If DRAM stops driving early (i.e. tHZ is early), then tAONmin time may apply. If DRAM stops driving late (i.e. tHZ is late), then DRAM complies with tAONmax timing. Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in this example.

# ODT must be disabled externally during Reads by driving ODT low. (Example: CL=6; AL=CL-1=5; RL=AL+CL=11; CWL=5; ODTLon=CWL+AL-2=8; ODTLoff=CWL+AL-2=8)



## **Dynamic ODT**

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3(L) SDRAM can be changed without issuing an MRS command. This requirement is supported by the "Dynamic ODT" feature as described as follows:

## **Functional Description**

The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to '1'. The function is described as follows:

Two RTT values are available: RTT\_Nom and RTT\_WR.

- The value for RTT\_Nom is preselected via bits A[9,6,2] in MR1.
- The value for RTT\_WR is preselected via bits A[10,9] in MR2.

During operation without write commands, the termination is controlled as follows:

- Nominal termination strength RTT\_Nom is selected.
- Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.

When a Write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:

- A latency ODTLcnw after the write command, termination strength RTT\_WR is selected.
- A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the write command, termination strength RTT\_Nom is selected.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

• Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

The following table shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic ODT mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set RTT\_WR, MR2[A10,A9 = [0,0], to disable Dynamic ODT externally.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL=4) or ODTH8 (BL=8) after the Write command. ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of Write command until ODT is register low.



NT5CB(C)512M8CN / NT5CB(C)256M16CP


# Latencies and timing parameters relevant for Dynamic ODT

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3(L) speed pin	Unit
ODT turn-on Latency	ODTLon	registering external ODT signal high	turning termination on	ODTLon=WL-2	tCK
ODT turn-off Latency	ODTLoff	registering external ODT signal low	turning termination off	ODTLoff=WL-2	tCK
ODT Latency for changing from RTT_Nom to RTT_WR	ODTLcnw	registering external write command	change RTT strength from RTT_Nom to RTT_WR	ODTLcnw=WL-2	tCK
ODT Latency for change from RTT_WR to RTT_Nom (BL=4)	ODTLcwn4	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn4=4+ODTLoff	tCK
ODT Latency for change from RTT_WR to RTT_Nom (BL=8)	ODTLcwn8	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTLcwn8=6+ODTLoff	tCK(avg)
Minimum ODT high time after ODT assertion	ODTH4	registering ODT high	ODT registered low	ODTH4=4	tCK(avg)
Minimum ODT high time after Write (BL=4)	ODTH4	registering write with ODT high	ODT registered low	ODTH4=4	tCK(avg)
Minimum ODT high time after Write (BL=8)	ODTH8	registering write with ODT high	ODT register low	ODTH8=6	tCK(avg)
RTT change skew	tADC	ODTLcnw ODTLcwn	RTT valid	tADC(min)=0.3tCK(avg) tADC(max)=0.7tCK(avg)	tCK(avg)




# ODT Timing Diagrams

# Dynamic ODT: Behavior with ODT being asserted before and after the write



Note: Example for BC4 (via MRS or OTF), AL=0, CWL=5. ODTH4 applies to first registering ODT high and to the registration of the Write command. In this example ODTH4 would be satisfied if ODT went low at T8. (4 clocks after the Write command).




# Dynamic ODT: Behavior without write command, AL=0, CWL=5

Note: ODTH4 is defined from ODT registered high to ODT registered low, so in this example ODTH4 is satisfied; ODT registered low at T5 would also be legal.




Dynamic ODT: Behavior with ODT pin being asserted together with write command for the duration of 6 clock cycles.




Note: Example for BL8 (via MRS or OTF), AL=0, CWL=5. In this example ODTH8=6 is exactly satisfied.

Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL=0, CWL=5.





Dynamic ODT: Behavior with ODT pin being asserted together with write command for the duration of 4 clock cycles.





#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

## Asynchronous ODT Mode

Asynchronous ODT mode is selected when DRAM runs in DLLon mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by MR0 bit A12). Based on the power down mode definitions, this is currently Precharge power down mode if DLL is disabled during precharge power down by MR0 bit A12.

In asynchronous ODT timing mode, internal ODT command is NOT delayed by Additive Latency (AL) relative to the external ODT command.

In asynchronous ODT mode, the following timing parameters apply:  $t_{AONPD}$  min/max,  $t_{AOFPD}$  min/max.

Minimum RTT turn-on time ( $t_{AONPD}$  min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn on time ( $t_{AONPD}$  max) is the point in time when the ODT resistance is fully on.

t<sub>AONPD</sub>min and t<sub>AONPD</sub>max are measured from ODT being sampled high.

Minimum RTT turn-off time ( $t_{AOFPD}$ min) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time ( $t_{AOFPD}$ max) is the point in time when the on-die termination has reached high impedance.  $t_{AOFPD}$ min and  $t_{AOFPD}$ max are measured from ODT being sample low.

# Asynchronous ODT Timings on DDR3(L) SDRAM with fast ODT transition: AL is

#### ignored.

	T	го	ті т	12	T3 T4		15	T6 T7	г т	rs 1	г9 Т	10 Т	п т	12 Т	13 Т	14 T	15
СК СК	XX					$\Box$											
CKE										ATTA							
ODT					<iii< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>*us&gt;</td><td></td><td></td><td></td><td></td></iii<>								*us>				
					eiiS•		tAONPDmax						•tIII tAOFPDmin	←→			
RTT					tAONPDmin			χ						χ	-tAOFPDmax-	·····)-	
																Do not care	Transitioning

In Precharge Power Down, ODT receiver remains active; however no Read or Write command can be issued, as the respective ADD/CMD receivers may be disabled.

#### Asynchronous ODT Timing Parameters for all Speed Bins

Symbol	Description	Min.	Max.	Unit
t <sub>AONPD</sub>	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	2	8.5	ns
t <sub>AOFPD</sub>	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	2	8.5	ns

# ODT timing parameters for Power Down (with DLL frozen) entry and exit transition period

Description	Min.	Max.
ODT to RTT	min{ ODTLon * tCK + tAONmin; tAONPDmin }	max{ ODTLon * tCK + tAONmax; tAONPDmax }
turn-on delay	min{ (WL - 2) * tCK + tAONmin; tAONPDmin }	max{ (WL - 2) * tCK + tAONmax; tAONPFmax }
ODT to RTT	min{ ODTLoff * tCK + tAOFmin; tAOFPDmin }	max{ ODTLoff * tCK + tAOFmax; tAOFPDmax }
turn-off delay	min{ (WL - 2) * tCK + tAOFmin; tAOFPDmin }	max{ (WL - 2) * tCK + tAOFmax; tAOFPDmax }
tANPD	WI	L-1




# Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is a transition period around power down entry, where the DDR3(L) SDRAM may show either synchronous or asynchronous ODT behavior.

The transition period is defined by the parameters tANPD and tCPDED(min). tANPD is equal to (WL-1) and is counted backwards in time from the clock cycle where CKE is first registered low. tCPDED(min) starts with the clock cycle where CKE is first registered low. tCPDED(min) and terminates at the end point of tCPDED(min). If there is a Refresh command in progress while CKE goes low, then the transition period ends at the later one of tRFC(min) after the Refresh command and the end point of tCPDED(min). Please note that the actual starting point at tANPD is excluded from the transition period, and the actual end point at tCPDED(min) and tRFC(min, respectively, are included in the transition period.

ODT assertion during the transition period may result in an RTT changes as early as the smaller of tAONPDmin and (ODTLon\*tck+tAONmin) and as late as the larger of tAONPDmax and (ODTLon\*tCK+tAONmax). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of tAOFPDmin and (ODTLoff\*tCK+tAOFmin) and as late as the larger of tAOFPDmax and (ODTLoff\*tCK+tAOFmax). Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. The following figure shows the three different cases: ODT\_A, synchronous behavior before tANPD; ODT\_B has a state change during the transition period; ODT\_C shows a state change after the transition period.

# Synchronous to asynchronous transition during Precharge Power Down (with DLL frozen) entry (AL=0; CWL=5; tANPD=WL-1=4)






# Asynchronous to Synchronous ODT Mode transition during Power-Down Exit

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is also a transition period around power down exit, where either synchronous or asynchronous response to a change in ODT must be expected from the DDR3(L) SDRAM.

This transition period starts tANPD before CKE is first registered high, and ends tXPDLL after CKE is first registered high.  $t_{ANPD}$  is equal to (WL -1) and is counted (backwards) from the clock cycle where CKE is first registered high.

ODT assertion during the transition period may result in an RTT change as early as the smaller of  $t_{AONPD}$ min and (ODT-Lon\*tCK+t<sub>AON</sub>min) and as late as the larger of  $t_{AONPD}$ max and (ODTLon\*tCK+t<sub>AON</sub>max). ODT de-assertion during the transition period may result in an RTT change as early as the smaller of  $t_{AOPPD}$ min and (ODTLoff\*tCK+t<sub>AOF</sub>min) and as late as the larger of  $t_{AOFPD}$ max and (ODToff\*tCK+t<sub>AOF</sub>max). Note that if AL has a large value, the range where RTT is uncertain becomes quite large. The following figure shows the three different cases: ODT\_C, asynchronous response before  $t_{ANPD}$ ; ODT\_B has a state change of ODT during the transition period; ODT\_A shows a state change of ODT after the transition period with synchronous response.

# Asynchronous to synchronous transition during Precharge Power Down (with DLL frozen) exit (CL=6; AL=CL-1; CWL=5; tANPD=WL-1=9)






# Asynchronous to Synchronous ODT Mode during short CKE high and short CKE low periods

If the total time in Precharge Power Down state or Idle state is very short, the transition periods for PD entry and PD exit may overlap. In this case, the response of the DDR3(L) SDRAMS RTT to a change in ODT state at the input may be synchronous or asynchronous from the state of the PD entry transition period to the end of the PD exit transition period (even if the entry ends later than the exit period).

If the total time in Idle state is very short, the transition periods for PD exit and PD entry may overlap. In this case, the response of the DDR3(L) SDRAMS RTT to a change in ODT state at the input may be synchronous or asynchronous from the state of the PD exit transition period to the end of the PD entry transition period. Note that in the following figure, it is assumed that there was no Refresh command in progress when Idle state was entered.

# Transition period for short CKE cycles with entry and exit period overlapping

# (AL=0; WL=5; tANPD=WL-1=4)





# **ZQ Calibration Commands**

# **ZQ Calibration Description**

ZQ Calibration command is used to calibrate DRAM Ron and ODT values. DDR3(L) SDRAM needs longer time to calibrate output driver and on-die termination circuits at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and once calibration is achieved the calibrated values are transferred from calibration engine to DRAM IO which gets reflected as updated output driver and on-die termination values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET is allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS.

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows calibration of output driver and on-die termination values. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon self-refresh exit, DDR3(L) SDRAM will not perform an IO calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self refresh exit is tXS.


In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit, or tZQCS between ranks.

Nanya Technology Cooperation © All Rights Reserved.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

# ZQ Calibration Timing



Note:

- 1. CKE must be continuously registered high during the calibration procedure.
- 2. On-die termination must be disabled via the ODT signal or MRS during the calibration procedure.
- 3. All devices connected to the DQ bus should be high impedance during the calibration procedure.

## ZQ External Resistor Value, Tolerance, and Capacitive loading

In order to use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor connected between the ZQ pin and ground. The single resistor can be used for each SDRAM or one resistor can be shared between two SDRAMs if the ZQ calibration timings for each SDRAM do not overlap. The total capacitive loading on the ZQ pin must be limited.



# Absolute Maximum Ratings Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Unit	Note
VDD	Voltage on VDD pin relative to Vss	-0.4 V ~ 1.80 V	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.4 V ~ 1.80 V	V	1,3
Vin, Vout	Voltage on any pin relative to Vss	-0.4 V ~ 1.80 V	V	1
Tstg	Storage Temperature	-55 ~ 100	°C	1,2

Note:

**1.** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Storage Temperature is the case surface temperature on the center/top side of the DRAM.

**3.** VDD and VDDQ must be within 300mV of each other at all times; and Vref must be not greater than 0.6VDDQ, when VDD and VDDQ are less than 500Mv; Vref may be equal to or less than 300mV.

# Refresh parameters by device density

Parameter	Symbol	1Gb	2Gb	4Gb	8Gb	Unit
REF command to ACT or REF command time	tRFC	110	160	260	350	ns



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### Temperature Range

Symbol	Condition	Parameter	Value	Unit	Notes	
	Commercial	Normal Operating Temperature Range	0 to 85	°C	1,2	
Талал	Commercial	Extended Temperature Range		85 to 95	°C	1,3
Toper	Industrial	Operating Temperature Range	-40 to 95	°C	1.4	
	Automotive	Operating Temperature Range	-40 to 95	°C	1.4	

Note:

**1.** Operating Temperature Toper is the case surface temperature on the center/top side of the DRAM.

**2.** The Normal Temperature Range specifies the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.

**3.** Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional apply.

a) Refresh commands must be doubled in frequency, therefore, reducing the Refresh interval tREFI to 3.9us.

b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6=0 and MR2 A7=1) or enable the optional Auto Self-Refresh mode (MR2 A6=1 and MR2 A7=0).

**4.** During Temperature Operation Range, the DRAM case temperature must be maintained between -40°C~95°C under all operating Conditions.



# AC & DC Operating Conditions Recommended DC Operating Conditions

Symbol	Parameter		Rating	Unit	Note		
Gymbol	i didificici	Min.	Тур.	Max.	Onk	noto	
VDD	Supply Voltage	DDR3	1.425	1.5	1.575	V	1,2
100		DDR3L	1.283	1.35	1.45	, T	3,4,5,6
VDDQ	Supply Voltage for Output	DDR3	1.425	1.5	1.575	V	1,2
		DDR3L	1.283	1.35	1.45		3,4,5,6

Note:

- 1. Under all conditions VDDQ must be less than or equal to VDD.
- 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- 3. Maximun DC value may not be great than 1.425V. The DC value is the linear average of VDD/ VDDQ(t) over a very long period of time (e.g., 1 sec).
- 4. If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
- 5. Under these supply voltages, the device operates to this DDR3L specification.
- 6. Once initialized for DDR3 operation, DDR3L operation may only be used if the device is in reset while VDD and VDDQ are changed for DDR3L operation.
- 7. VDD= VDDQ= 1.35V (1.283 1.45V )

Backward compatible to VDD= VDDQ= 1.5V ±0.075V

Supports DDR3L devices to be backward com-patible in 1.5V applications



## AC & DC Input Measurement Levels

## DDR3 AC and DC Logic Input Levels for Command and Address

			_					
Symbol	Parameter	800,1066,	1333,1600	1866	,2133	Unit	Notes	
		Min	Мах	Min	Max			
VIH.CA(DC100)	DC input logic high	Vref + 0.1	VDD	Vref + 0.1	VDD	V	1, 5	
VIL.CA(DC100)	DC input logic low	VSS	Vref - 0.1	VSS	Vref - 0.1	V	1, 6	
VIH.CA(AC175)	AC input logic high	Vref + 0.175	Note 2	-	-	V	1, 2, 7	
VIL.CA(AC175)	AC input logic low	Note 2	Vref - 0.175	-	-	V	1, 2, 8	
VIH.CA(AC150)	AC input logic high	Vref + 0.150	Note 2	-	-	V	1, 2, 7	
VIL.CA(AC150)	AC input logic low	Note 2	Vref - 0.150	-	-	V	1, 2, 8	
VIH.CA(AC135)	AC input logic high	-	-	Vref + 0.135	Note 2	V	1, 2, 7	
VIL.CA(AC135)	AC input logic low	-	-	Note 2	Vref - 0.135	V	1, 2, 8	
VIH.CA(AC125)	AC input logic high	-	-	-	Note 2	V	1, 2, 7	
VIL.CA(AC125)	AC input logic low	-	-	Note 2	Vref - 0.125	V	1, 2, 8	
VRefCA(DC)	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4, 9	

NOTE 1. For input only pins except RESET#. Vref = VrefCA(DC).

NOTE 2. See "Overshoot and Undershoot Specifications" .

NOTE 3. The ac peak noise on VRef may not allow VRef to deviate from VRefCA(DC) by more than +/-1% VDD (for reference: approx. +/- 15 mV).

NOTE 4. For reference: approx. VDD/2 +/- 15 mV.

NOTE 5. VIH(dc) is used as a simplified symbol for VIH.CA(DC100)

NOTE 6. VIL(dc) is used as a simplified symbol for VIL.CA(DC100)

NOTE 7. VIH(ac) is used as a simplified symbol for VIH.CA(AC175), VIH.CA(AC150), VIH.CA(AC135), and VIH.CA(AC125); VIH.CA(AC175) value is

used when Vref + 0.175V is referenced, VIH.CA(AC150) value is used when Vref + 0.150V is referenced, VIH.CA(AC135) value is used when Vref + 0.125V is referenced, and VIH.CA(AC125) value is used when Vref + 0.125V is referenced.

NOTE 8. VIL(ac) is used as a simplified symbol for VIL.CA(AC175), VIL.CA(AC150), VIL.CA(AC135) and VIL.CA(AC125); VIL.CA(AC175) value is

used when Vref - 0.175V is referenced, VIL.CA(AC150) value is used when Vref - 0.150V is referenced, VIL.CA(AC135) value is used when Vref -

0.135V is referenced, and VIL.CA(AC125) value is used when Vref - 0.125V is referenced.

NOTE 9. VrefCA(DC) is measured relative to VDD at the same point in time on the same device



# DDR3L AC and DC Logic Input Levels for Command and Address

			DDR3L						
Symbol	Parameter	800,1066		1333	,1600	1866		Unit	Notes
		Min	Max	Min	Мах	Min	Max	-	
VIH.CA(DC90)	DC input logic high	Vref + 0.09	Vdd	Vref + 0.09	Vdd	Vref + 0.09	Vdd	V	1
VIL.CA(DC90)	DC input logic low	Vss	Vref - 0.09	Vss	Vref - 0.09	Vss	Vref - 0.09	V	1
VIH.CA(AC160)	AC input logic high	Vref + 0.16	Note 2	Vref + 0.16	Note 2	-	-	V	1,2
VIL.CA(AC160)	AC input logic low	Note 2	Vref - 0.16	Note 2	Vref - 0.16	-	-	V	1,2
VIH.CA(AC135)	AC input logic high	Vref + 0.135	Note 2	Vref + 0.135	Note 2	Vref + 0.135	Note 2	V	1,2
VIL.CA(AC135)	AC input logic low	Note 2	Vref - 0.135	Note 2	Vref - 0.135	Note 2	Vref - 0.135	V	1,2
VIH.CA(AC125)	AC input logic high	-	-	-	-	Vref + 0.125	Note 2	V	1,2
VIL.CA(AC125)	AC input logic low	-	-	-	-	Note 2	Vref - 0.125	V	1,2
	Reference Voltage								
VRefCA(DC)	for ADD, CMD	0.49 * Vdd	0.51 * Vdd	0.49 * Vdd	0.51 * Vdd	0.49 * Vdd	0.51 * Vdd	V	3,4
	inputs								

NOTE 1 For input only pins except RESET#. Vref = VrefCA(DC).

NOTE 2 See "Overshoot and Undershoot Specifications"

NOTE 3 The AC peak noise on VRef may not allow VRef to deviate from VRefDQ(DC) by more than +/-1% VDD (for reference: approx. +/- 13.5 mV).

NOTE 4 For reference: approx. VDD/2 +/- 13.5 mV



# DDR3 AC and DC Logic Input Levels for DQ and DM

Symbol	Symbol Parameter		800,1066		1600	1866,2133		Unit	Notes
		Min	Мах	Min	Мах	Min	Max		
VIH.DQ(DC100)	DC input logic high	Vref + 0.1	VDD	Vref + 0.1	VDD	Vref + 0.1	VDD	V	1,5
VIL.DQ(DC100)	DC input logic low	VSS	Vref - 0.1	VSS	Vref - 0.1	VSS	Vref - 0.1	V	1,6
VIH.DQ(AC175)	AC input logic high	Vref + 0.175	Note 2	-	-	-	-	V	1, 2, 7
VIL.DQ(AC175)	AC input logic low	Note 2	Vref - 0.175	-	-	-	-	V	1, 2, 8
VIH.DQ(AC150)	AC input logic high	Vref + 0.150	Note 2	Vref + 0.150	Note 2	-	-	V	1, 2, 7
VIL.DQ(AC150)	AC input logic low	Note 2	Vref - 0.150	Note 2	Vref - 0.150	-	-	V	1, 2, 8
VIH.DQ(AC135)	AC input logic high	Vref + 0.135	Note 2	Vref + 0.135	Note 2	Vref + 0.135	Note 2	V	1, 2, 7
VIL.DQ(AC135)	AC input logic low	Note 2	Vref - 0.135	Note 2	Vref - 0.135	Note 2	Vref - 0.135	V	1, 2, 8
VRefDQ(DC)	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4, 9

NOTE 1. Vref = VrefDQ(DC).

NOTE 2. See "Overshoot and Undershoot Specifications" .

NOTE 3. The ac peak noise on VRef may not allow VRef to deviate from VRefDQ(DC) by more than +/-1% VDD (for reference:approx. +/- 15 mV).

NOTE 4. For reference: approx. VDD/2 +/- 15 mV.

NOTE 5. VIH(dc) is used as a simplified symbol for VIH.DQ(DC100)

NOTE 6. VIL(dc) is used as a simplified symbol for VIL.DQ(DC100)

NOTE 7. VIH(ac) is used as a simplified symbol for VIH.DQ(AC175), VIH.DQ(AC150), and VIH.DQ(AC135); VIH.DQ(AC175) value is used when Vref + 0.175V

is referenced, VIH.DQ(AC150) value is used when Vref + 0.150V is referenced, and VIH.DQ(AC135) value is used when Vref + 0.135V is referenced.

NOTE 8. VIL.ac) is used as a simplified symbol for VIL.DQ(AC175), VIL.DQ(AC150), and VIL.DQ(AC135); VIL.DQ(AC175) value is used when Vref - 0.175V is

referenced, VIL.DQ(AC150) value is used when Vref -0.150V is referenced, and VIL.DQ(AC135) value is used when Vref - 0.135V is referenced.

NOTE 9. VrefCA(DC) is measured relative to VDD at the same point in time on the same device



# DDR3L AC and DC Logic Input Levels for DQ and DM

			DDR3L						
Symbol	Parameter	800,	1066	1333	,1600	18	66	Unit	Notes
		Min	Мах	Min	Мах	Min	Мах		
VIH.DQ(DC90)	DC input logic high	Vref + 0.09	Vdd	Vref + 0.09	Vdd	Vref + 0.09	Vdd	V	1
VIL.DQ(DC90)	DC input logic low	Vss	Vref - 0.09	Vss	Vref - 0.09	Vss	Vref - 0.09	V	1
VIH.DQ(AC160)	AC input logic high	Vref + 0.16	Note 2	Vref + 0.16	Note 2	-	-	V	1,2
VIL.DQ(AC160)	AC input logic low	Note 2	Vref - 0.16	Note 2	Vref - 0.16	-	-	V	1,2
VIH.DQ(AC135)	AC input logic high	Vref + 0.135	Note 2	Vref + 0.135	Note 2	Vref + 0.135	Note 2	V	1,2
VIL.DQ(AC135)	AC input logic low	Note 2	Vref - 0.135	Note 2	Vref - 0.135	Note 2	Vref - 0.135	V	1,2
VIH.DQ(AC130)	AC input logic high	-	-	-	-	Vref + 0.13	Note 2	V	1,2
VIL.DQ(AC130)	AC input logic low	-	-	-	-	Note 2	Vref - 0.13	V	1,2
VRefDQ(DC)	Reference Voltage for DQ, DM inputs	0.49 * Vdd	0.51 * Vdd	0.49 * Vdd	0.51 * Vdd	0.49 * Vdd	0.51 * Vdd	V	3,4

NOTE 1 For input only pins except RESET#. Vref = VrefDQ(DC).

NOTE 2 See "Overshoot and Undershoot Specifications".

NOTE 3 The AC peak noise on VRef may not allow VRef to deviate from VRefDQ(DC) by more than +/-1% VDD (for reference: approx. +/- 13.5 mV).

NOTE 4 For reference: approx. VDD/2 +/- 13.5 mV.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### **Vref Tolerances**


The dc-tolerance limits and ac-moist limits for the reference voltages  $V_{refCA}$  and  $V_{refDQ}$  are illustrated in the following figure. It shows a valid reference voltage  $V_{ref}(t)$  as a function of time. ( $V_{ref}$  stands for  $V_{refCA}$  and  $V_{refDQ}$  likewise).

 $V_{ref}(DC)$  is the linear average of  $V_{ref}(t)$  over a very long period of time (e.g., 1 sec). This average has to meet the min/max requirement in previous page. Furthermore  $V_{ref}(t)$  may temporarily deviate from  $V_{ref}(DC)$  by no more than  $\pm 1\%$  VDD.

The voltage levels for setup and hold time measurements VIH(AC), VIH(DC), VIL(AC), and VIL(DC) are dependent on  $V_{ref}$ . " $V_{ref}$ " shall be understood as  $V_{ref}(DC)$ .

The clarifies that dc-variations of  $V_{ref}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{ref}(DC)$  deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and de-rating values need to include time and voltage associated with  $V_{ref}$  ac-noise. Timing and voltage effects due to ac-noise on  $V_{ref}$  up to the specified limit (±1% of VDD) are included in DRAM timing and their associated de-ratings.



#### Illustration of V<sub>ref(DC)</sub> tolerance and V<sub>ref</sub>ac-noise limits

97



NT5CB(C)512M8CN / NT5CB(C)256M16CP

## DDR3 Differential AC and DC Input Levels for clock (CK - CK#) and strobe (DQS - DQS#)

	<b>D</b>	DDR3-800, 106	DDR3-800, 1066, 1333, & 1600			
Symbol	Parameter	Min	Мах	Unit	Notes	
VIHdiff	Differential input high	+ 0.200	Note 3	V	1	
VILdiff	Differential input logic low	Note 3	- 0.200	V	1	
VIHdiff(ac)	Differential input high ac	2 x (VIH(ac) - Vref)	Note 3	V	2	
VILdiff(ac)	Differential input low ac	Note 3	2 x (VIL(ac) - Vref)	V	2	

NOTE 1. Used to define a differential signal slew-rate.

NOTE 2. For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU#, DQSU# use VIH/VIL(ac) of

DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

NOTE 3. These values are not defined; however, the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU,

DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications"

## DDR3L Differential AC and DC Input Levels for clock (CK - CK#) and strobe (DQS - DQS#)

Symbol	Parameter	DDR3L-800, 1066,	Unit	Notes		
Symbol	Parameter	Min	Max	Unit	Notes	
VIHdiff	Differential input high	+ 0.180	Note 3	V	1	
VILdiff	Differential input logic low	Note 3	- 0.180	V	1	
VIHdiff(ac)	Differential input high ac	2 x (VIH(ac) - Vref)	Note 3	V	2	
VILdiff(ac)	Differential input low ac	Note 3	2 x (VIL(ac) - Vref)	V	2	

NOTE 1 Used to define a differential signal slew-rate.


NOTE 2 For CK - CK# use VIH/VIL(AC) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU# use VIH/VIL(AC) of DQs and VREFDQ; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also here.

NOTE 3 These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be

within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot Specifications".



# Definition of differential ac-swing and "time above ac-level"





# DDR3 Allowed time before ringback (tDVAC) for CK - CK# and DQS - DQS#

Slew		DDR	3-800 / 10	66 / 1333 /	1600			DDR3-18	66 / 2133	
	tDVA	tDVAC [ps]		tDVAC [ ps ]		; [ ps ]	tDVAC	C[ps]	tDVAC [ ps ] @  VIH/Ldiff(AC)  =	
Rate	@  VIH/Lo	diff(AC)  =	@  VIH/La	@  VIH/Ldiff(AC)  = @  VIH/Ldiff(AC		liff(AC)  =	@  VIH/Ldiff(AC)  =			
[V/ns]	350	)mV	300	)mV	(DQS - D	QS#) only	300	)mV	(CK - CKS#) onl	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
> 4.0	75	-	175	-	214	-	134	-	139	-
4.0	57	-	170	-	214	-	134	-	139	-
3.0	50	-	167	-	191	-	112	-	118	-
2.0	38	-	119	-	146	-	67	-	77	-
1.8	34	-	102	-	131	-	52	-	63	-
1.6	29	-	81	-	113	-	33	-	45	-
1.4	22	-	54	-	88	-	9	-	23	-
1.2	note	-	19	-	56	-	note	-	note	-
1.0	note	-	note	-	11	-	note	-	note	-
< 1.0	note	-	note	-	note	-	note	-	note	-

NOTE 1. Rising input differential signal shall become equal to or greater than VIHdiff(ac) level and Falling input differential signal shall

become equal to or less than VILdiff(ac) level.



# DDR3L Allowed time before ringback (tDVAC) for CK - CK# and DQS - DQS#

Claur	DDF	R3L-800/1	066/1333/ <sup>,</sup>	1600			DDR3	L-1866		
Slew Rate [V/ns]	@ VIH/Ld	C [ps] liff(AC)  = mV	@ VIH/Lc	C [ps] liff(AC)  = mV	@ VIH/Lc	C [ps] liff(AC)  = mV		C [ps] liff(AC)  = mV	@ VIH/Lc	C [ps] liff(AC)  = mV
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
> 4.0	189	-	201	-	163	-	168	-	176	-
4.0	189	-	201	-	163	-	168	-	176	-
3.0	162	-	179	-	140	-	147	-	154	-
2.0	109	-	134	-	95	-	105	-	111	-
1.8	91	-	119	-	80	-	91	-	97	-
1.6	69	-	100	-	62	-	74	-	78	-
1.4	40	-	76	-	37	-	52	-	56	-
1.2	note	-	44	-	5	-	22	-	24	-
1.0	note	-	note	-	note	-	note	-	note	-
< 1.0	note	-	note	-	note	-	note	-	note	-


NOTE 1. Rising input differential signal shall become equal to or greater than VIHdiff(ac) level and Falling input differential signal shall

become equal to or less than VILdiff(ac) level.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Single-ended requirements for differential signals



Single-ended requirement for differential signals.

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU) has also to comply with certain requirements for single-ended signals.

CK and  $\overline{CK}$  have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH (ac) / VIL (ac)) for ADD/CMD signals) in every half-cycle. DQS, DQSL, DQSU,  $\overline{DQS}$ ,  $\overline{DQSL}$  have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH (ac) / VIL (ac)) for DQ signals) in every half-cycle proceeding and following a valid transition. Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g., if VIH150 (ac)/VIL150(ac) is used for ADD/CMD signals, then these ac-levels apply also for the singleended signals CK and  $\overline{CK}$ .



NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Single-ended levels for CK, DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU

Symbol	Devemeter	DDR3(L)-800,	DDR3(L)-800, 1066, 1333, & 1600				
Symbol	Parameter	Min. Max.		Unit	Notes		
	Single-ended high-level for strobes	(VDDQ/2) + 0.175	note3	V	1, 2		
VSEH	Single-ended high-level for CK, $\overline{CK}$	(VDDQ/2) + 0.175	note3	V	1, 2		
	Single-ended low-level for strobes	note3	(VDDQ/2) - 0.175	V	1, 2		
VSEL	Single-ended Low-level for CK, $\overline{CK}$	note3	(VDDQ/2) - 0.175	V	1, 2		

Note:

1. For CK, CK use VIH/VIL(ac) of ADD/CMD; for strobes (DQS, DQSL, DQSU, CK, DQS, DQSL, or DQSU) use VIH/VIL(ac) of DQs.

2. VIH(ac)/VIL(ac) for DQs is based on VREFDQ; VIH(ac)/VIL(ac) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also there.


**3.** These values are not defined, however the single-ended signals CK, CK, DQS, DQS, DQSL, DQSL, DQSU, DQSU need to be within the respective limits (VIH(dc)max, VIL(dc)min) for single-ended signals as well as limitations for overshoot and undershoot.



## **Differential Input Cross Point Voltage**

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK and DQS, DQS) must meet the requirements in the following table. The differential input cross point voltage Vix is measured from the actual cross point of true and complete signal to the midlevel between of VDD and VSS.

### Vix Definition



#### Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	DDR3 800/1066/1333/1600/ 1866/2133		800/1066/	R3L 1333/1600/ 366	Unit	Notes	
		Min	Max	Min	Max			
	Differential Input Cross Point - 150 + 150	. 450	mV	1				
VIX(CK)	Voltage relative to VDD/2 for CK, CK#	- 175 - 175		- 150	+ 150	mV	2	
VIX(DQS)	Differential Input Cross Point Voltage relative to VDD/2 for DQS, DQS#	- 150	+ 150	- 150	+ 150	mV	1	

(VDD/2) + VIX (min) - VSEL >= 25 mV ;

VSEH - ((VDD/2) + VIX (max)) >= 25 mV;

Note 2 Extended range for Vix is only allowed for clock and if single-ended clock input signals CK and CK# are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-250 mV, and when the differential slew rate of CK - CK# is larger than 3 V/ns.

# Slew Rate Definition for Differential Input Signals





### NT5CB(C)512M8CN / NT5CB(C)256M16CP

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown below.

# **Differential Input Slew Rate Definition**


Description	Meas	ured	Defined by					
Description	From	То	Defined by					
Differential input slew rate for rising edge (CK- <del>CK</del> & DQS- <del>DQS</del> )	VILdiffmax	VIHdiffmin	[VIHdiffmin-VILdiffmax] / DeltaTRdiff					
Differential input slew rate for falling edge (CK- <del>CK</del> & DQS- <del>DQS</del> )	VIHdiffmin	VILdiffmax	[VIHdiffmin-VILdiffmax] / DeltaTFdiff					
The differential signal (i.e., CK-CK & DQS-DQS) must be linear between these thresholds.								







# Input Nominal Slew Rate Definition for single ended signals



# AC and DC Output Measurement Levels

## Single Ended AC and DC Output Levels

Symbol	Parameter	DDR3(L)	Unit	Notes
VOH(DC)	DC output high measurement level (for IV curve linearity)	0.8xVDDQ	V	
VOM(DC)	DC output mid measurement level (for IV curve linearity)	0.5xVDDQ	V	
VOL(DC)	DC output low measurement level (fro IV curve linearity)	0.2xVDDQ	V	
VOH(AC)	AC output high measurement level (for output SR)	VTT+0.1xVDDQ	V	1
VOL(AC)	AC output low measurement level (for output SR)	VTT-0.1xVDDQ	V	1
Note:		·		

1. The swing of ±0.1 x VDDQ is based on approximately 50% of the static single ended output high or low swing with a driver impedance of 40  $\Omega$  and an effective test load of 25  $\Omega$  to VTT = VDDQ/2.

# **Differential AC and DC Output Levels**

Symbol	Parameter	DDR3(L)	Unit	Notes			
VOHdiff(AC)	+0.2 x VDDQ	V	1				
VOLdiff(AC)	AC differential output low measurement level (for output SR)	-0.2 x VDDQ	V	1			
Note:							
1. The swing of $\pm$ 0.2 x VDDQ is based on approximately 50% of the static differential output high or low swing with a driver							

impedance of 40  $\Omega$  and an effective test load of 25  $\Omega$  to VTT=VDDQ/2 at each of the differential outputs.

106




# NT5CB(C)512M8CN / NT5CB(C)256M16CP

# Single Ended Output Slew Rate

Description	Mea	sured	Defined by					
Description	From	То	Defined by					
Single ended output slew rate for rising edge	VOL(AC)	VOH(AC)	[VOH(AC)-VOL(AC)] / DeltaTRse					
Single ended output slew rate for falling edge VOH(AC) VOL(AC) [VOH(AC)-VOL(AC)] / DeltaTFs								
Note: Output slew rate is verified by design and characterization, and may not be subject to production test.								

# Single Ended Output Slew Rate Definition





NT5CB(C)512M8CN / NT5CB(C)256M16CP

## **Output Slew Rate (Single-ended)**

Parameter	Symbol	Interface	800		1066		1333		1600		1866		2133		
			Min	Мах	Min	Max	Unit								
Single-ended Output Slew Rate	SRQse	DDR3	2.5	5	2.5	5	2.5	5	2.5	5	2.5	5	2.5	5	V/ns
		DDR3L	1.75	5	1.75	5	1.75	5	1.75	5	1.75	5	1.75	5	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

For Ron = RZQ/7 setting

Note 1): In two cases, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.

Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).


Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 5 V/ns applies.



#### Differential Output Slew Rate

Description	Meas	sured	Defined by				
Description	From	То	Defined by				
Differential output slew rate for rising edge	VOLdiff(AC)	VOHdiff(AC)	[VOHdiff(AC)-VOLdiff(AC)] / DeltaTRdiff				
Differential output slew rate for falling edge	VOHdiff(AC)	VOLdiff(AC)	[VOHdiff(AC)-VOLdiff(AC)] / DeltaTFdiff				
Note: Output slew rate is verified by design and characterization, and may not be subject to production test.							

#### Differential Output Slew Rate Definition



#### **Output Slew Rate (Differential)**

-				8	00	10	66	13	33	16	00	18	66	21	33				
	Parameter	Parameter Symbol	Symbol	Symbol	Symbol	Interface	Min	Max	Min	Мах	Min	Мах	Min	Max	Min	Max	Min	Мах	Unit
	Differential		DDR3	5	10	5	10	5	10	5	10	5	10	5	10	V/ns			
	Output Slew Rate	SRQdiff	DDR3L	3.5	12	3.5	12	3.5	12	3.5	12	3.5	12	3.5	12	V/ns			

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

For Ron = RZQ/7 settingCase 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high)

while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For


the remaining DQ signal switching into the opposite direction, the regular maximum limit of 5 V/ns applies.



#### Reference Load for AC Timing and Output Slew Rate

The following figure represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.






# Overshoot and Undershoot Specifications

### AC Overshoot/Undershoot Specification for Address and Control Pins


	800	1066	1333	1600	1866	2133	Unit
Maximum peak amplitude allowed for overshoot area	0.4	0.4	0.4	0.4	0.4	0.4	V
Maximum peak amplitude allowed for undershoot area.	0.4	0.4	0.4	0.4	0.4	0.4	V
Maximum overshoot area above VDD	0.67	0.5	0.4	0.33	0.28	0.25	V-ns
Maximum undershoot area below VSS         0.67         0.5         0.4         0.33         0.28         0.25         V-r					V-ns		
NOTE 1. The sum of the applied voltage (VDD) and peak amplitude overshoot voltage is not to exceed absolute maximum DC ratings							
NOTE 2. The sum of applied voltage (VDD) and the peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings							





### Overshoot and Undershoot Specifications AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

	800	1066	1333	1600	1866	2133	Unit				
Maximum peak amplitude allowed for overshoot area	0.4	0.4	0.4	0.4	0.4	0.4	V				
Maximum peak amplitude allowed for undershoot area.	0.4	0.4	0.4	0.4	0.4	0.4	V				
Maximum overshoot area above VDD	0.25	0.19	0.15	0.13	0.11	0.10	V-ns				
Maximum undershoot area below VSS         0.25         0.19         0.15         0.13         0.11         0.10         V-					V-ns						
NOTE 1. The sum of the applied voltage (VDD) and peak amplitude overshoot voltage is not to exceed absolute maximum DC ratings											
IOTE 2. The sum of applied voltage (VDD) and the peak amplitude und	ershoot v	oltage is r	not to exce	eed absol	NOTE 2. The sum of applied voltage (VDD) and the peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings						





#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### 34 Ohm Output Driver DC Electrical Characteristics

A Functional representation of the output buffer is shown as below. Output driver impedance RON is defined by the value of

the external reference resistor RZQ as follows:


```
RON_{34} = R_{ZQ} / 7 (nominal 34.40hms +/-10% with nominal R_{ZQ}=240 hms)
```

The individual pull-up and pull-down resistors ( $RON_{Pu}$  and  $RON_{Pd}$ ) are defined as follows:

RON<sub>Pu</sub> = [VDDQ-Vout] / I lout I ------ under the condition that RON<sub>Pd</sub> is turned off (1)

RONPd = Vout / I lout I ------ under the condition that RON<sub>Pu</sub> is turned off (2)

### **Output Driver: Definition of Voltages and Currents**





# Output Driver DC Electrical Characteristics, assuming $R_{ZQ} = 240$ ohms; entire operating temperature range; after proper ZQ calibration

RON <sub>Nom</sub>	Resistor	Vout	Min.	Nom.	Max.	Unit	Notes
		DDR3L					
		VOLdc = 0.2 x VDDQ	0.6	1.0	1.15	R <sub>ZQ</sub> / 7	1,2,3
	RON <sub>34Pd</sub>	VOMdc = 0.5 x VDDQ	0.9	1.0	1.15	R <sub>ZQ</sub> / 7	1,2,3
04 shares		VOHdc = 0.8 x VDDQ	0.9	1.0	1.45	R <sub>ZQ</sub> / 7	1,2,3
34 ohms		VOLdc = 0.2 x VDDQ	0.9	1.0	1.45	R <sub>ZQ</sub> / 7	1,2,3
	RON <sub>34Pu</sub>	VOMdc = 0.5 x VDDQ	0.9	1.0	1.15	R <sub>ZQ</sub> / 7	1,2,3
		VOHdc = 0.8 x VDDQ	0.6	1.0	1.15	R <sub>ZQ</sub> / 7	1,2,3
		$VOLdc = 0.2 \times VDDQ$	0.6	1.0	1.15	R <sub>ZQ</sub> / 6	1,2,3
40 ohms ——	RON <sub>40pd</sub>	$VOMdc = 0.5 \times VDDQ$	0.9	1.0	1.15	R <sub>ZQ</sub> / 6	1,2,3
		$VOHdc = 0.8 \times VDDQ$	0.9	1.0	1.45	R <sub>ZQ</sub> / 6	1,2,3
	RON <sub>40pu</sub>	VOLdc = $0.2 \times VDDQ$	0.9	1.0	1.45	R <sub>ZQ</sub> / 6	1,2,3
		VOMdc = $0.5 \times VDDQ$	0.9	1.0	1.15	R <sub>ZQ</sub> / 6	1,2,3
		VOHdc = $0.8 \times VDDQ$	0.6	1.0	1.15	R <sub>ZQ</sub> / 6	1,2,3
Mismatch between pull-up and pull-down, MM <sub>PuPd</sub>		$V_{OMdc} = 0.5 \text{ x VDDQ}$	-10		+10	%	1,2,4
		DDR3					
		VOLdc = 0.2 x VDDQ	0.6	1.0	1.1	R <sub>ZQ</sub> / 7	1,2,3
	RON <sub>34Pd</sub>	VOMdc = 0.5 x VDDQ	0.9	1.0	1.1	R <sub>ZQ</sub> / 7	1,2,3
04 abras		VOHdc = 0.8 x VDDQ	0.9	1.0	1.4	$R_{ZQ}/7$	1,2,3
34 ohms		VOLdc = 0.2 x VDDQ	0.9	1.0	1.4	$R_{ZQ}/7$	1,2,3
	RON <sub>34Pu</sub>	VOMdc = 0.5 x VDDQ	0.9	1.0	1.1	$R_{ZQ}/7$	1,2,3
		VOHdc = 0.8 x VDDQ	0.6	1.0	1.1	$R_{ZQ}/7$	1,2,3
		$VOLdc = 0.2 \times VDDQ$	0.6	1.0	1.1	R <sub>ZQ</sub> / 6	1,2,3
	RON <sub>40pd</sub>	$VOMdc = 0.5 \times VDDQ$	0.9	1.0	1.1	R <sub>ZQ</sub> / 6	1,2,3
40 alima		$VOHdc = 0.8 \times VDDQ$	0.9	1.0	1.4	R <sub>ZQ</sub> / 6	1,2,3
40 ohms		$V$ OLdc = 0.2 $\times$ $V$ DDQ	0.9	1.0	1.4	R <sub>ZQ</sub> / 6	1,2,3
	RON <sub>40pu</sub>	$V$ OMdc = 0.5 $\times$ $V$ DDQ	0.9	1.0	1.1	R <sub>ZQ</sub> / 6	1,2,3
		$V$ OHdc = 0.8 $\times$ $V$ DDQ	0.6	1.0	1.1	R <sub>ZQ</sub> / 6	1,2,3
Mismatch betw	veen pull-up and pull-down, MM <sub>PuPd</sub>	$V_{OMdc} = 0.5 \text{ x VDDQ}$	-10		+10	%	1,2,4



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### Note:

1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance

limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.

3. Pull-down and pull-up output driver impedances are recommended to be calibrated at 0.5 x VDDQ. Other calibration

schemes may be used to achieve the linearity spec shown above. e.g. calibration at 0.2 x VDDQ and 0.8 x VDDQ.

4. Measurement definition for mismatch between pull-up and pull-down, MMPuPd:

Measure RONPu and RONPd, but at 0.5 x VDDQ:

MM<sub>PuPd</sub> = [RONPu - RONPd] / RONNom x 100



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### **Output Driver Temperature and Voltage sensitivity**

If temperature and/or voltage after calibration, the tolerance limits widen according to the following table.

Delta T = T - T(@calibration); Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ

Note:  $dR_{ON}dT$  and  $dR_{ON}dV$  are not subject to production test but are verified by design and characterization.

#### **Output Driver Sensitivity Definition**

Items	Min.	Max.	Unit
RONPU@VOHdc	0.6 - dR <sub>oN</sub> dTH*IDelta TI - dR <sub>oN</sub> dVH*IDelta VI	1.1 + dR <sub>on</sub> dTH*IDelta TI - dR <sub>on</sub> dVH*IDelta VI	R <sub>ZQ</sub> /7
RON@VOMdc	0.9 - dR <sub>ON</sub> dTM*IDelta TI - dR <sub>ON</sub> dVM*IDelta VI	1.1 + dR <sub>ON</sub> dTM*IDelta TI - dR <sub>ON</sub> dVM*IDelta VI	R <sub>ZQ</sub> /7
RONPD@VOLdc	0.6 - dR <sub>oN</sub> dTL*IDelta TI - dR <sub>oN</sub> dVL*IDelta VI	1.1 + dR <sub>on</sub> dTL*IDelta TI - dR <sub>on</sub> dVL*IDelta VI	R <sub>ZQ</sub> /7

#### **Output Driver Voltage and Temperature Sensitivity**

Speed Bin	DDR3(L)-80	D/1066/1333 DDR3(L)-1600		3 DDR3(L)-1600	
Items	Min.	Max.	Min.	Max.	Unit
dRONdTM	0	1.5	0	1.5	%/°C
dRONdVM	0	0.15	0	0.13	%/mV
dRONdTL	0	1.5	0	1.5	%/°C
dRONdVL	0	0.15	0	0.13	%/mV
dRONdTH	0	1.5	0	1.5	%/°C
dRONdVH	0	0.15	0	0.13	%/mV



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

### **On-Die Termination (ODT) Levels and I-V Characteristics**

On-Die Termination effective resistance RTT is defined by bits A9, A6, and A2 of the MR1 Register.

ODT is applied to the DQ, DM, DQS/DQS, and TDQS/TDQS (x8 devices only) pins.


A functional representation of the on-die termination is shown in the following figure. The individual pull-up and pull-down

resistors (RTT<sub>Pu</sub> and RTT<sub>Pd</sub>) are defined as follows:

 $RTT_{Pu} = [VDDQ - Vout] / I lout I ------ under the condition that <math>RTT_{Pd}$  is turned off (3)

 $RTT_{Pd} = Vout / I lout I$  ------- under the condition that  $RTT_{Pu}$  is turned off (4)

#### **On-Die Termination: Definition of Voltages and Currents**



#### **ODT DC Electrical Characteristics**

The following table provides an overview of the ODT DC electrical characteristics. The values for RTT<sub>60Pd120</sub>, RTT<sub>60Pu120</sub>, RTT<sub>120Pd240</sub>, RTT<sub>120Pu240</sub>, RTT<sub>120Pu240</sub>,



# ODT DC Electrical Characteristics, assuming $R_{ZQ}$ = 240ohms +/- 1% entire operating temperature range; after proper ZQ calibration

MR1 A9,A6,A2	RTT	Resistor	Vout	Min.	Nom.	Max.	Unit	Notes
		1	DDR3L					
			VOLdc = 0.2 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub>	1,2,3,4
		RTT120Pd240	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub>	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub>	1,2,3,4
0,1,0	120Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub>	1,2,3,4
		RTT120Pu240	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub>	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub>	1,2,3,4
		RTT120	VIL(ac) to VIH(ac)	0.9	1	1.65	R <sub>ZQ</sub> /2	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /2	1,2,3,4
		RTT60Pd120	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /2	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /2	1,2,3,4
0, 0, 1	60Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /2	1,2,3,4
		RTT60Pu120	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /2	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /2	1,2,3,4
		RTT60	VIL(ac) to VIH(ac)	0.9	1	1.65	R <sub>ZQ</sub> /4	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /3	1,2,3,4
		RTT40Pd80	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /3	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /3	1,2,3,4
0, 1, 1	40Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /3	1,2,3,4
		RTT40Pu80	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /3	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /3	1,2,3,4
		RTT40	VIL(ac) to VIH(ac)	0.9	1	1.65	R <sub>ZQ</sub> /6	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /4	1,2,3,4
		RTT30Pd60	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /4	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /4	1,2,3,4
1, 0, 1	30Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /4	1,2,3,4
		RTT30Pu60	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /4	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /4	1,2,3,4
		RTT30	VIL(ac) to VIH(ac)	0.9	1	1.65	R <sub>ZQ</sub> /8	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /6	1,2,3,4
		RTT20Pd40	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /6	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /6	1,2,3,4
1, 0, 0	20Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.45	R <sub>ZQ</sub> /6	1,2,3,4
		RTT20Pu40	0.5 x VDDQ	0.9	1	1.15	R <sub>ZQ</sub> /6	1,2,3,4
			VOHdc = 0.8 x VDDQ	0.6	1	1.15	R <sub>ZQ</sub> /6	1,2,3,4
		RTT20	VIL(ac) to VIH(ac)	0.9	1	1.65	R <sub>ZQ</sub> /12	1,2,5
	Devi	ation of VM w.r.t. V	DDQ/2, DVM	-5		+5	%	1,2,5,6



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

MR1 A9,A6,A2	RTT	Resistor	Vout	Min.	Nom.	Max.	Unit	Notes
			DDR3					
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub>	1,2,3,
		RTT120Pd240	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub>	1,2,3,
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub>	1,2,3,
0,1,0	120Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub>	1,2,3,
		RTT120Pu240	0.5 x VDDQ	0.9	1	1,1	R <sub>ZQ</sub>	1,2,3
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub>	1,2,3
		RTT120	VIL(ac) to VIH(ac)	0.9	1	1.6	R <sub>ZQ</sub> /2	1,2,5
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /2	1,2,3
		RTT60Pd120	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /2	1,2,3
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	$R_{ZQ}/2$	1,2,3
0, 0, 1	60Ω		$VOLdc = 0.2 \times VDDQ$	0.9	1	1.4	R <sub>ZQ</sub> /2	1,2,3
		RTT60Pu120	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /2	1,2,3
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /2	1,2,3
		RTT60	VIL(ac) to VIH(ac)	0.9	1	1.6	R <sub>ZQ</sub> /4	1,2,
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /3	1,2,3
		RTT40Pd80	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /3	1,2,3
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub> /3	1,2,3
0, 1, 1	40Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub> /3	1,2,3
		RTT40Pu80	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /3	1,2,3
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /3	1,2,3
		RTT40	VIL(ac) to VIH(ac)	0.9	1	1.6	R <sub>ZQ</sub> /6	1,2,
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /4	1,2,3
		RTT30Pd60	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /4	1,2,3
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub> /4	1,2,3
1, 0, 1	30Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub> /4	1,2,3
		RTT30Pu60	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /4	1,2,3
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /4	1,2,3
		RTT30	VIL(ac) to VIH(ac)	0.9	1	1.6	R <sub>ZQ</sub> /8	1,2,
			VOLdc = 0.2 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /6	1,2,3
		RTT20Pd40	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /6	1,2,3
			VOHdc = 0.8 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub> /6	1,2,3
1, 0, 0	20Ω		VOLdc = 0.2 x VDDQ	0.9	1	1.4	R <sub>ZQ</sub> /6	1,2,3
		RTT20Pu40	0.5 x VDDQ	0.9	1	1.1	R <sub>ZQ</sub> /6	1,2,3
			VOHdc = 0.8 x VDDQ	0.6	1	1.1	R <sub>ZQ</sub> /6	1,2,3
		RTT20	VIL(ac) to VIH(ac)	0.9	1	1.6	R <sub>zQ</sub> /12	1,2,
	Dev	viation of VM w.r.t. V	DDQ/2, DVM	-5		+5	%	1,2,5

Note:

The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
 The tolerance limits are specified under the condition that VCDO and that VCDO a

2. The tolerance limits are specified under the condition that VDDQ = VDD and that VSSQ = VSS.

3. Pull-down and pull-up ODT resistors are recommended to be calibrated at 0.5 x VDDQ. Other calibration may be used to achieve the linearity spec shown above.

4. Not a specification requirement, but a design guide line.

5. Measurement definition for RTT: Apply VIH(ac) to pin under test and measure current / (VIH(ac)), then apply VIL(ac) to pin under test and measure current / (VIL(ac)) respectively. RTT = [VIH(ac) - VIL(ac)] / [I(VIH(ac)) - I(VIL(ac))] 6. Measurement definition for  $V_M$  and  $DV_M$ :

Measure voltage ( $V_M$ ) at test pin (midpoint) with no lead: Delta  $V_M = [2V_M / VDDQ -1] \times 100$ 

### **ODT Temperature and Voltage sensitivity**



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

If temperature and/or voltage after calibration, the tolerance limits widen according to the following table.

Delta T = T - T(@calibration); Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ

#### **ODT Sensitivity Definition**

	Min.	Max.	Unit
RTT	0.9 – dR⊤⊤dT * I∆TI – dR⊤⊤dV * I∆VI	1.6 + dR⊤⊤dT * I∆TI + dR⊤⊤dV * I∆VI	RZQ/2,4,6,8,12


#### **ODT Voltage and Temperature Sensitivity**

	Min.	Max.	Unit				
dRTTdT	0	1.5	%/°C				
dRTTdV	0	0.15	%/mV				
Note: These parameters may not be subject to production test. They are verified by design and characterization.							

#### **Test Load for ODT Timings**

Different than for timing measurements, the reference load for ODT timings is defined in the following figure.

#### Fig. 2: ODT Timing Reference Load





#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### **ODT Timing Definitions**

Definitions for  $t_{AON}$ ,  $t_{AONPD}$ ,  $t_{AOF}$ ,  $t_{AOFPD}$ , and  $t_{ADC}$  are provided in the following table and subsequent figures.


Symbol	Begin Point Definition	End Point Definition
tAON	Rising edge of CK - CK defined by the end point of ODTLon	Extrapolated point at VSSQ
tAONPD	Rising edge of CK - CK with ODT being first registered high	Extrapolated point at VSSQ
tAOF	Rising edge of CK - CK defined by the end point of ODTLoff	End point: Extrapolated point at VRTT_Nom
tAOFPD	Rising edge of CK - CK with ODT being first registered low	End point: Extrapolated point at VRTT_Nom
tADC	Rising edge of CK - CK defined by the end point of ODTLcnw,	End point: Extrapolated point at VRTT_Wr and
IADC	ODTLcwn4, or ODTLcwn8	VRTT_Nom respectively

#### **Reference Settings for ODT Timing Measurements**

Devementer	DTT Nom	RTT_Wr	DD	R3	DDR3L			
Parameter	RTT_Nom	KII_WV	VSW1[V]	VSW2[V]	VSW1[V]	VSW2[V]		
tAON	RZQ/4	NA	0.05	0.10	0.05	0.10		
IAON	RZQ/12	NA	0.10	0.20	0.10	0.20		
tAONPD	RZQ/4	NA	0.05	0.10	0.05	0.10		
IAONPD	RZQ/12	NA	0.10	0.20	0.10	0.20		
	RZQ/4	NA	0.05	0.10	0.05	0.10		
tAOF	RZQ/12	NA	0.10	0.20	0.10	0.20		
	RZQ/4	NA	0.05	0.10	0.05	0.10		
tAOFPD	RZQ/12	NA	0.10	0.20	0.10	0.20		
tADC	RZQ/12	RZQ/2	0.20	0.30	0.20	0.25		

### Definition of t<sub>AON</sub>


### Definition of $t_{\text{AONPD}}$






#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

### Definition of t<sub>AOF</sub>




#### Definition of tAOFPD





NT5CB(C)512M8CN / NT5CB(C)256M16CP

### Definition of t<sub>ADC</sub>





NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### Input/Output Capacitance

Desembles	Symbol	8	00	10	66	13	33	16	00	1866		2133		Unit	Notes
Parameter	Symbol	Min	Max	Min	Мах	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Input/output capacitance	CIO (DDR3)	1.4	3.0	1.4	2.7	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	pF	1,2,3
(DQ, DM, DQS, DQS#, TDQS,TDQS#)	CIO (DDR3L)	1.4	2.5	1.4	2.5	1.4	2.3	1.4	2.2	1.4	2.1	-	-	pF	1,2,3
Input capacitance, CK and CK#	ССК	0.8	1.6	0.8	1.6	0.8	1.4	0.8	1.4	0.8	1.3	0.8	1.3	pF	2,3
Input capacitance delta, CK and CK#	CDCK	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,4
Input/output capacitance delta DQS and DQS#	CDDQS	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	0	0.15	pF	2,3,5
Input capacitance,	CI (DDR3)	0.75	1.4	0.75	1.35	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	pF	2,3,6
(CTRL, ADD,CMD input-only pins)	CI (DDR3L)	0.75	1.3	0.75	1.3	0.75	1.3	0.75	1.2	0.75	1.2	-	-	pF	2,3,6
Input capacitance delta, (All CTRL input-only pins	CDI_CTRL	-0.5	0.3	-0.5	0.3	-0.4	0.2	-0.4	0.2	-0.4	0.2	-0.4	0.2	pF	2,3,7, 8
Input capacitance delta, (All ADD/CMD input-only pins)	CDI_ADD_ CMD	-0.5	0.5	-0.5	0.5	-0.4	0.4	-0.4	0.4	-0.4	0.4	-0.4	0.4	pF	2,3,9, 10
Input/output capacitance delta, DQ, DM, DQS, DQS#, TDQS, TDQS#	CDIO	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	-0.5	0.3	pF	2,3,1 1
Input/output capacitance of ZQ pin	CZQ	-	3	-	3	-	3	-	3	-	3	-	3	pF	2,3,1 2

NOTE 1. Although the DM, TDQS and TDQS# pins have different functions, the loading matches DQ and DQS

NOTE 2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER(VNA)") with VDD, VDDQ, VSS, VSSQ applied and all other pins floating (except the pin under test, CKE, RESET# and ODT as necessary). VDD=VDDQ=1.5V, VBIAS=VDD/2 and ondie termination off.

NOTE 3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here

NOTE 4. Absolute value of CCK-CCK#

NOTE 5. Absolute value of CIO(DQS)-CIO(DQS#)

NOTE 6. CI applies to ODT, CS#, CKE, A0-A15, BA0-BA2, RAS#, CAS#, WE#.

NOTE 7. CDI\_CTRL applies to ODT, CS# and CKE

NOTE 8. CDI\_CTRL=CI(CTRL)-0.5\*(CI(CLK)+CI(CLK#))

NOTE 9. CDI\_ADD\_CMD applies to A0-A15, BA0-BA2, RAS#, CAS# and WE#

NOTE 10. CDI\_ADD\_CMD=CI(ADD\_CMD) - 0.5\*(CI(CLK)+CI(CLK#))

NOTE 11. CDIO=CIO(DQ,DM) - 0.5\*(CIO(DQS)+CIO(DQS#))

NOTE 12. Maximum external load capacitance on ZQ pin: 5 pF.

### **DDR3L IDD Currents**



Symbol	Parameter/Condition	<b>DDR3I</b> (-DI) <b>(11</b>			L-1600 1-11-11)	– Uni
Symbol	Farameter/Condition	X8	X16	X8	X16	
IDD0	Operating Current 0	63	77	55	66	mA
1000	One Bank Activate-> Precharge	00			00	
IDD1	Operating Current 1	74	99	66	87	mA
	One Bank Activate-> Read-> Precharge	1 -		00	07	
IDD2P0	Precharge Power-Down Current		16	:		mA
	Slow Exit - MR0 bit A12 = 0			,		
IDD2P1	Precharge Power-Down Current		33	2		mA
	Fast Exit - MR0 bit A12 = 1			,	1117	
IDD2Q	Precharge Quiet Standby Current	4	5	3	mA	
IDD2N	Precharge Standby Current	4	5	3	m/	
IDD2QNT	Precharge Standby ODT IDDQ Current	45	50	39	42	mA
IDD3P	Active Power-Down Current	4	0	3	mA	
IDD3P	Always Fast Exit	4	0	3	III/	
IDD3N	Active Standby Current	50	62	38	47	mA
IDD4R	Operating Current Burst Read	168	252	157	235	mA
IDD4W	Operating Current Burst Write	149	202	125	171	mA
IDD5B	Burst Refresh Current	19	98	1:	55	mA
IDD6	Self-Refresh Current:	0	7			
(RS -DIB)	Room Temperature Range	3.	1		-	mA
	Self-Refresh Current		0	~		
IDD6	(0-85°C)	2	U	2	mA	
	Self-Refresh Current:	_	r			
IDD6ET	(Tcase: 0-95°C)	25		2	mA	
IDD7	All Bank Interleave Read Current	243	270	220	243	mA
IDD8	Reset Low Current	1	8	1	8	mA



NT5CB(C)512M8CN / NT5CB(C)256M16CP

### **DDR3 IDD Currents**

		DDR3	-1600	DDR	8-1866	DDR	8-1866	
Ormeland		(11-1	1-11)	<b>(12-</b> 1	2-12)	<b>(13-</b> 1	3-13)	
Symbol	Parameter/Condition	X8	X16	X8	X16	X8	X16	Unit
IDD0	Operating Current 0 One Bank Activate -> Precharge	70	85	80	95	80	95	mA
IDD1	<b>Operating Current 1</b> One Bank Activate-> Read-> Precharge	82	110	87	115	87	115	mA
IDD2P0	<b>Precharge Power-Down Current</b> Slow Exit - MR0 bit A12 = 0	1	8	1	8	1	8	mA
IDD2P1	<b>Precharge Power-Down Current</b> Fast Exit - MR0 bit A12 = 1	3	7	4	10	4	mA	
IDD2Q	Precharge Quiet Standby Current	5	0	5	55	5	55	mA
IDD2N	Precharge Standby Current	5	0	5	55	5	mA	
IDD2QNT	Precharge Standby ODT IDDQ Current	50	55	55	60	55	60	mA
IDD3P	Active Power-Down Current Always Fast Exit	45		Ę	50	50		mA
IDD3N	Active Standby Current	57	70	62	75	62	75	mA
IDD4R	Operating Current Burst Read	187	280	205	300	205	300	mA
IDD4W	Operating Current Burst Write	165	225	185	245	185	245	mA
IDD5B	Burst Refresh Current	22	20	2	30	2	30	mA
IDD6	Self-Refresh Current (0-85°C)			2	22			mA
IDD6ET	Self-Refresh Current (Tcase: 0-95°C)	28						
IDD7	All Bank Interleave Read Current	270	300	310	320	310	320	mA
IDD8	Reset Low Current			2	20			mA



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### **IDD Measurement Conditions**

Symbol	Parameter/Condition									
	Operating One Bank Active-Precharge Current									
	CKE: High; External clock: On;									
	tCK, nRC, nRAS, CL: see the table of Timings used for IDD and IDDQ;									
	<b>BL:</b> 8(1); <b>AL:</b> 0;									
	<b>CS#</b> :High between ACT and PRE;									
IDD0	Command, Address, Bank Address Inputs: partially toggling;									
	Data IO: MID-LEVEL;									
	DM:stable at 0;									
	Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,;									
	Output Buffer and RTT: Enabled in Mode Registers(2);									
	ODT Signal: stable at 0;									
	Operating One Bank Active-Read-Precharge Current									
	CKE: High; External clock: On;									
	tCK, nRC, nRAS, nRCD, CL: see see the table of Timings used for IDD and IDDQ;									
	<b>BL:</b> 8(1,7); <b>AL:</b> 0;									
IDD1	<b>CS#</b> : High between ACT, RD and PRE;									
	Command, Address, Bank Address Inputs, Data IO: partially toggling;									
	Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2,;									
	Output Buffer and RTT: Enabled in Mode Registers(2);									
	ODT Signal: stable at 0;									
	Precharge Standby Current									
	CKE: High; External clock: On;									
	tCK, CL: see the table of Timings used for IDD and IDDQ;									
	BL: 8(1); AL: 0; CS#: stable at 1;									
	Command, Address, Bank Address Inputs: partially toggling;									
IDD2N	Data IO: MID-LEVEL;									
	DM:stable at 0;									
	Bank Activity: all banks closed;									
	Output Buffer and RTT: Enabled in Mode Registers(2);									
	ODT Signal: stable at 0;									
	Precharge Power-Down Current Slow Exit									
	CKE: Low; External clock: On;									
IDD2P(0)	tCK, CL: see the table of Timings used for IDD and IDDQ;									
	BL: 8(1); AL: 0;									
	CS#: stable at 1;									



	Command, Address, Bank Address Inputs: stable at 0;								
	Data IO: MID-LEVEL;								
	DM:stable at 0;								
	Bank Activity: all banks closed;								
	Output Buffer and RTT: Enabled in Mode Registers(2);								
	<b>ODT Signal:</b> stable at 0;								
	Pecharge Power Down Mode: Slow Exit(3)								
	Precharge Power-Down Current Fast Exit								
	CKE: Low; External clock: On;								
	tCK, CL: see the table of Timings used for IDD and IDDQ;								
	<b>BL:</b> 8(1); <b>AL:</b> 0;								
	CS#: stable at 1;								
	Command, Address, Bank Address Inputs: stable at 0;								
IDD2P(1)	Data IO: MID-LEVEL;								
	DM:stable at 0;								
	Bank Activity: all banks closed;								
	Output Buffer and RTT: Enabled in Mode Registers(2);								
	ODT Signal: stable at 0;								
	Pecharge Power Down Mode: Fast Exit(3)								
	Precharge Quiet Standby Current								
	CKE: High; External clock: On;								
	tCK, CL: see the table of Timings used for IDD and IDDQ;								
	<b>BL:</b> 8(1); <b>AL:</b> 0;								
	CS#: stable at 1;								
IDD2Q	Command, Address, Bank Address Inputs: stable at 0;								
	Data IO: MID-LEVEL;								
	DM:stable at 0;								
	Bank Activity: all banks closed;								
	Output Buffer and RTT: Enabled in Mode Registers(2);								
	ODT Signal: stable at 0								
	Active Standby Current								
	CKE: High; External clock: On;								
	tCK, CL: see the table of Timings used for IDD and IDDQ;								
IDD3N	<b>BL:</b> 8(1); <b>AL:</b> 0;								
	CS#: stable at 1;								
	Command, Address, Bank Address Inputs: partially toggling;								
	Data IO: MID-LEVEL;								



Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registerse;;         ODT Signal: stable at 0;         Active Power-Down Current         CKE: Low; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(i); AL: 0;         CS#: stable at 1;         IDD3P         Command, Address, Bank Address Inputs: stable at 0;         Data 10: MD-LEVEL;         DM:stable at 0;         Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registers();         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High: External clock: 0n;         tCK, CL: see the table of Timings used for IDD and IDD0;         BL: 8(:7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially togging;         Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity; all banks open, RD commands cycling through banks; 0.0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers();         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High: External clock: On;         tCK: CL: see the table of Timings used for IDD and IDDQ;		DM:stable at 0;
ODT Signal: stable at 0;         Active Power-Down Current         CKE: Low; External clock: On;         iCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(t); AL: 0;         CS#: stable at 1;         IDD3P         Command, Address, Bank Address Inputs: stable at 0;         Deta 10: MID-LEVEL;         DM:stable at 0;         Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On;         CK. CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1,7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data 10: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         CK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(r); AL: 0;         CS#: High between WR;         Command, Addres		Bank Activity: all banks open;
Active Power-Down Current         CKE: Low: External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: stable at 1;         IDD3P         Command, Address, Bank Address Inputs: stable at 0;         Data 10: MID-LEVEL;         DM:stable at 0;         Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registers(a);         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1,7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data 10: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(a);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         CK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(0;; AL: 0;         CBH         COT Signal: stable at 0;         Operating Burst Write Current <td></td> <td>Output Buffer and RTT: Enabled in Mode Registers(2);</td>		Output Buffer and RTT: Enabled in Mode Registers(2);
CKE: Low: External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDO;         BL: 8(i); AL: 0;         CS#: stable at 1;         IDD3P         Command, Address, Bank Address Inputs: stable at 0;         Data IO: MID-LEVEL;         DM:stable at 0;         Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High: External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1.7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         EI: 8(1; AL: 0;         CS#: High between WR;         DD4W         Command, Address, Bank Address Inputs: partially toggling;         D		ODT Signal: stable at 0;
ICK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: stable at 1;         IDD3P         Command, Address, Bank Address Inputs: stable at 0;         Data IO: MID-LEVEL;         DM:stable at 0;         Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On;         CKE, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1,7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE, High; External clock: On;         CK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ; <td></td> <td>Active Power-Down Current</td>		Active Power-Down Current
BL: 8(1); AL: 0;         CS#: stable at 1;         IDD3P         Command, Address, Bank Address Inputs: stable at 0;         Data I0: MID-LEVEL;         DM:stable at 0;         Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1,7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data 10: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         DM:stable at 0;         ODT Signal: stable at 0;         ODT Signal: stable of Timings used for IDD and IDDQ;         BL: 8(n;); AL: 0;         CS#: High between WR;         COmmand, Address, Bank Address Inputs: partially toggling;         Data I0: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR comman		CKE: Low; External clock: On;
CS#: stable at 1;         IDD3P         Command, Address, Bank Address Inputs: stable at 0;         Data IO: MID-LEVEL;         DW:stable at 0;         Bank Activity: all banks open;         Output Buffer and RTT: Enabled in Mode Registers(p);         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(r,r); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         OUTput Buffer and RTT: Enabled in Mode Registers(p);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE, High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(r); AL: 0;         CS#: High between WR;         IDD4W         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks ope		tCK, CL: see the table of Timings used for IDD and IDDQ;
IDD3PCommand, Address, Bank Address Inputs: stable at 0;Data IO: MID-LEVEL;DM:stable at 0;Bank Activity: all banks open;Output Buffer and RTT: Enabled in Mode Registers;2);ODT Signal: stable at 0CKE: High; External clock: On;CKC, CL: see the table of Timings used for IDD and IDDQ;BL: 8(:,7); AL: 0;C5#: High between RD;Command, Address, Bank Address Inputs: partially toggling;Data IO: seamless read data burst with different data between one burst and the next one;DM:stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;OUT Signal: stable at 0;OT Signal: stable at 0;DT Signal: stab		<b>BL:</b> 8(1); <b>AL:</b> 0;
Data I0: MID-LEVEL;DM:stable at 0;Bank Activity: all banks open;Output Buffer and RTT: Enabled in Mode Registers(2);ODT Signal: stable at 0ODT Signal: stable at 0CKE: High: External clock: On;(CK, CL: see the table of Timings used for IDD and IDDQ;BL: 8(1.7); AL: 0;CS#: High between RD;Command, Address, Bank Address Inputs: partially toggling;Data I0: seamless read data burst with different data between one burst and the next one;DM:stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;ODT Signal: stable at 0;DDT Signal: stable at 0;CS#: High between WR;CS#: High between WR;Command, Address, Bank Address Inputs: partially toggling;Data I0: seamless read data burst with different data between one burst and the next one;DM:stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;ODT Signal: stable at 0;DDT Signal: stable at 0;IDD4WCM: High; External clock: On;CK: CL: see the table of Timings used for IDD and IDDQ;BL: 8(n; AL: 0;CS#: High between WR;Command, Address, Bank Address Inputs: partially toggling;Data I0: seamless write data burst with different data between one burst and the next one ;DM: stable at 0;Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;Output Buffer and RTT: Enabled in Mode Registers(2);		CS#: stable at 1;
DM:stable at 0;Bank Activity: all banks open;Output Buffer and RTT: Enabled in Mode Registers(2);ODT Signal: stable at 0Command, Stable at 0IDD4RIDD4RCommand, Address, Bank Address Inputs: partially toggling;Data IO: seamless read data burst with different data between one burst and the next one;DM:stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;ODT Signal: stable at 0;DD4RCommand, Address, Bank Address Inputs: partially toggling;Data IO: seamless read data burst with different data between one burst and the next one;DM:stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;Output Buffer and RTT: Enabled in Mode Registers(2);ODT Signal: stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;Dubyt Buffer and RTT: Enabled in Mode Registers(2);IDD4WCommand, Address, Bank Address Inputs: partially toggling;Command, Address, Bank Address Inputs: partially toggling;Data IO: seamless write data burst with different data between one burst and the next one ;IDD4WCommand, Address, Bank Address Inputs: partially toggling;Data IO: seamless write data burst with different data between one burst and the next one ;IDD4WBank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;Duty: stable at 0;Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;Duty: Buffer and RTT: Enab	IDD3P	Command, Address, Bank Address Inputs: stable at 0;
IndexBank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers(2); ODT Signal: stable at 0ODT Signal: stable at 0Operating Burst Read Current CKE: High; External clock: On; tCK, CL: see the table of Timings used for IDD and IDDQ; BL: 8(1.7); AL: 0; CS#: High between RD; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2); ODT Signal: stable at 0;IDD4WCoperating Burst Write Current CKE: High; External clock: On; tCK, CL: see the table of Timings used for IDD and IDDQ; BL: 8(1); AL: 0; CS#: High between WR; Command, Address, Bank Address Inputs: partially toggling; Data ID: seamless read data burst with different data between one burst and the next one ; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2); DT Signal: stable at 0; Command, Address, Bank Address Inputs: partially toggling; Data ID: seamless write data burst with different data between one burst and the next one ; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);		Data IO: MID-LEVEL;
Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1.7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless read data burst with different data between one burst and the next one;         DM: stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         OUT Signal: stable at 0;         OP Fating Burst Write Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(n); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         DD4W         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         DUD4W         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         DM: stable at 0; <tr< td=""><td></td><td>DM:stable at 0;</td></tr<>		DM:stable at 0;
ODT Signal: stable at 0         Operating Burst Read Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1.7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(t); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Dtata IO: seamless write data burst with different data between one burst and the next one ;         DD4W         Command, Address, Bank Address Inputs: partially toggling;         Dtata IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);		Bank Activity: all banks open;
Operating Burst Read Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1,7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         CK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         IDD4W         IDD4W         Cs#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode		Output Buffer and RTT: Enabled in Mode Registers(2);
CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1,7); AL: 0;         CS#: High between RD;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;         Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         IDD4W         IDD4W         Rank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);		ODT Signal: stable at 0
IDDARICK, CL: see the table of Timings used for IDD and IDDQ; BL: 8(1,7); AL: 0; CS#: High between RD; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2); ODT Signal: stable at 0;IDDAROperating Burst Write Current CKE: High; External clock: On; (CK, CL: see the table of Timings used for IDD and IDDQ; BL: 8(1); AL: 0; CS#: High between WR; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one ; DM: stable at 0;IDDAWMark Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);		Operating Burst Read Current
BL: 8(1.7); AL: 0;IDD4RCS#: High between RD;Command, Address, Bank Address Inputs: partially toggling;Data IO: seamless read data burst with different data between one burst and the next one;DM:stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;Output Buffer and RTT: Enabled in Mode Registers(2);ODT Signal: stable at 0;Operating Burst Write CurrentCKE: High; External clock: On;tCK, CL: see the table of Timings used for IDD and IDDQ;BL: 8(1); AL: 0;CS#: High between WR;Command, Address, Bank Address Inputs: partially toggling;Data IO: seamless write data burst with different data between one burst and the next one ;JD: stable at 0;Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;Output Buffer and RTT: Enabled in Mode Registers(2);		CKE: High; External clock: On;
IDD4RCS#: High between RD; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2); ODT Signal: stable at 0;IDD4WOperating Burst Write Current CKE: High; External clock: On; tCK, CL: see the table of Timings used for IDD and IDDQ; BL: 8(n); AL: 0; CS#: High between WR; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one ; DM: stable at 0;IDD4WBank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);		tCK, CL: see the table of Timings used for IDD and IDDQ;
IDD4RCommand, Address, Bank Address Inputs: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM:stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2); ODT Signal: stable at 0;ODT Signal: stable at 0; ODT Signal: stable at 0;Derating Burst Write Current CKE: High; External clock: On; tCK, CL: see the table of Timings used for IDD and IDDQ; BL: 8(1); AL: 0; CS#: High between WR; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one ; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);		<b>BL:</b> 8(1,7); <b>AL:</b> 0;
IDD4R       Data IO: seamless read data burst with different data between one burst and the next one;         DM:stable at 0;       Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);       ODT Signal: stable at 0;         ODT Signal: stable at 0;       Operating Burst Write Current         CKE: High; External clock: On;       CKK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;       CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;       Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;       Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);       Data IO: seamless write data burst with different (2);		CS#: High between RD;
DM:stable at 0;Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;Output Buffer and RTT: Enabled in Mode Registers(2);ODT Signal: stable at 0;ODT Signal: stable at 0;CKE: High; External clock: On;tCK, CL: see the table of Timings used for IDD and IDDQ;BL: 8(1); AL: 0;CS#: High between WR;Command, Address, Bank Address Inputs: partially toggling;Data IO: seamless write data burst with different data between one burst and the next one ;DM: stable at 0;Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;Output Buffer and RTT: Enabled in Mode Registers(2);	IDD4R	Command, Address, Bank Address Inputs: partially toggling;
Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2); ODT Signal: stable at 0;Operating Burst Write Current CKE: High; External clock: On; tCK, CL: see the table of Timings used for IDD and IDDQ; BL: 8(1); AL: 0; CS#: High between WR; Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one ; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);		Data IO: seamless read data burst with different data between one burst and the next one;
Output Buffer and RTT: Enabled in Mode Registers(2);         ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);		DM:stable at 0;
ODT Signal: stable at 0;         Operating Burst Write Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);		Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,;
IDD4W       Operating Burst Write Current         CKE: High; External clock: On;         tCK, CL: see the table of Timings used for IDD and IDDQ;         BL: 8(1); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);		Output Buffer and RTT: Enabled in Mode Registers(2);
<ul> <li>CKE: High; External clock: On;</li> <li>tCK, CL: see the table of Timings used for IDD and IDDQ;</li> <li>BL: 8(1); AL: 0;</li> <li>CS#: High between WR;</li> <li>Command, Address, Bank Address Inputs: partially toggling;</li> <li>Data IO: seamless write data burst with different data between one burst and the next one ;</li> <li>DM: stable at 0;</li> <li>Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;</li> <li>Output Buffer and RTT: Enabled in Mode Registers(2);</li> </ul>		ODT Signal: stable at 0;
<ul> <li>tCK, CL: see the table of Timings used for IDD and IDDQ;</li> <li>BL: 8(1); AL: 0;</li> <li>CS#: High between WR;</li> <li>Command, Address, Bank Address Inputs: partially toggling;</li> <li>Data IO: seamless write data burst with different data between one burst and the next one ;</li> <li>DM: stable at 0;</li> <li>Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;</li> <li>Output Buffer and RTT: Enabled in Mode Registers(2);</li> </ul>		Operating Burst Write Current
BL: 8(1); AL: 0;         CS#: High between WR;         Command, Address, Bank Address Inputs: partially toggling;         Data IO: seamless write data burst with different data between one burst and the next one ;         DM: stable at 0;         Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;         Output Buffer and RTT: Enabled in Mode Registers(2);		CKE: High; External clock: On;
<ul> <li>CS#: High between WR;</li> <li>Command, Address, Bank Address Inputs: partially toggling;</li> <li>Data IO: seamless write data burst with different data between one burst and the next one ;</li> <li>DM: stable at 0;</li> <li>Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;</li> <li>Output Buffer and RTT: Enabled in Mode Registers(2);</li> </ul>		tCK, CL: see the table of Timings used for IDD and IDDQ;
IDD4W Command, Address, Bank Address Inputs: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one ; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);		<b>BL:</b> 8(1); <b>AL:</b> 0;
Data IO: seamless write data burst with different data between one burst and the next one ; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);		CS#: High between WR;
DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers(2);	IDD4W	Command, Address, Bank Address Inputs: partially toggling;
<b>Bank Activity:</b> all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; <b>Output Buffer and RTT:</b> Enabled in Mode Registers(2);		Data IO: seamless write data burst with different data between one burst and the next one ;
Output Buffer and RTT: Enabled in Mode Registers(2);		DM: stable at 0;
		Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,;
<b>ODT Signal:</b> stable at HIGH <sup>.</sup>		Output Buffer and RTT: Enabled in Mode Registers(2);
		ODT Signal: stable at HIGH;



	Burst Refresh Current
	CKE: High; External clock: On;
	tCK, CL, nRFC: see the table of Timings used for IDD and IDDQ;
	<b>BL:</b> 8(1); <b>AL:</b> 0;
	CS#: High between REF;
IDD5B	Command, Address, Bank Address Inputs: partially toggling;
	Data IO: MID-LEVEL;
	DM:stable at 0;
	Bank Activity: REF command every nRFC;
	Output Buffer and RTT: Enabled in Mode Registers(2);
	ODT Signal: stable at 0;
	Self Refresh Current: Normal Temperature Range
	<i>T</i> case: 0 - 85°C;
	Auto Self-Refresh (ASR): Disabled(4);
	Self-Refresh Temperature Range (SRT):Normal(5);
	CKE: Low; External clock: Off;
	CK and CK#: LOW; CL: see the table of Timings used for IDD and IDDQ;
IDD6	<b>BL:</b> 8(1); <b>AL:</b> 0;
	CS#, Command, Address, Bank Address, Data IO: MID-LEVEL;
	DM:stable at 0;
	Bank Activity:Self-Refresh operation;
	Output Buffer and RTT: Enabled in Mode Registers(2);
	ODT Signal: MID-LEVEL
	Self-Refresh Current: Extended Temperature Range (optional)(6)
	<i>T</i> case: 0 - 95°C;
	Auto Self-Refresh (ASR): Disabled(4);
	Self-Refresh Temperature Range (SRT):Extended(5);
	CKE: Low; External clock: Off; CK and CK#: LOW; CL: see the table of Timings used for IDD and IDDQ;
IDD6ET	<b>BL:</b> 8(1); <b>AL:</b> 0;
188021	CS#, Command, Address, Bank Address, Data IO: MID-LEVEL;
	DM:stable at 0;
	Bank Activity: Extended Temperature Self-Refresh operation;
	Output Buffer and RTT: Enabled in Mode Registers(2);
	ODT Signal: MID-LEVEL
	Auto Self-Refresh Current (optional)(6)
IDD6TC	<i>T</i> case: 0 - 95°C;
	Auto Self-Refresh (ASR): Enabled(4);
L	



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

	Self-Refresh Temperature Range (SRT):Normal(5);								
	<b>CKE:</b> Low; <b>External clock:</b> Off; CK and CK#: LOW; <b>CL</b> : see the table of Timings used for IDD and IDDQ;								
	BL: 8(1);AL: 0;								
	CS#, Command, Address, Bank Address, Data IO: MID-LEVEL;								
	DM:stable at 0;								
	Bank Activity: Auto Self-Refresh operation;								
	Output Buffer and RTT: Enabled in Mode Registers(2);								
	ODT Signal: MIDLEVEL								
	Operating Bank Interleave Read Current								
	CKE: High; External clock: On;								
	tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see the table of Timings used for IDD and IDDQ;								
	BL: 8(1,7); AL: CL-1;								
	CS#: High between ACT and RDA;								
IDD7	Command, Address, Bank Address Inputs:partially toggling;								
	Data IO: read data bursts with different data between one burst and the next one;								
	DM:stable at 0;								
	Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing;								
	Output Buffer and RTT: Enabled in Mode Registers(2);								
	ODT Signal: stable at 0;								
	RESET Low Current								
	RESET: LOW; External clock: Off;								
	CK and CK#: LOW; CKE: FLOATING;								
IDD8	CS#, Command, Address, Bank Address, Data IO: FLOATING;								
	ODT Signal: FLOATING								
	RESET Low current reading is valid once power is stable and RESET has been LOW for at least 1ms.								
NOTE 1. B	urst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B								
NOTE 2. O	output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT_Nom enable: set MR1 A[9,6,2] = 011B; RTT_Wr enable:								
set MR2 A	[10,9] = 10B								
NOTE 3. P	echarge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit								
NOTE 4. A	uto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature								
NOTE 5. S	elf-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range								
NOTE 6. R	efer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3								
SDRAM de									
	ead Burst Type: Nibble Sequential, set MR0 A[3] = 0B								
DDR3(I	L) Timings used for IDD and IDDQ (800, 1066, 1333 and 1600)								

• •	-					•	-	-			•			
Symbol	DDR3	(L)-800	DDR3(L)-1066		DDR3(L)-1333				DDR3(L)-1600				11	
	5-5-5	6-6-6	6-6-6	7-7-7	8-8-8	7-7-7	8-8-8	9-9-9	10-10-10	8-8-8	9-9-9	10-10-10	11-11-11	Unit

131



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

tCł	<	2	.5		1.875				1.5				1.25		ns
CL	_	5	6	6	6 7 8			8	9	10	8	9	10	11	nCK
nRC	D	5	6	6	6 7 8		7	8	9	10	8	9	10	11	nCK
nR	С	20	21	26 27 28		31	32	33	34	36	37	38	39	nCK	
nRA	nRAS 15			20			24				28				
nR	Р	5	6	6	7	8	7	8	9	10	8	9	10	11	nCK
~ <b>F</b> \\\/	X8	1	6		20				20				24		nCK
nFAW	X16	2	20		27			30				32			
X8 4			4			4					5		nCK		
IIKKU	nRRD X16		4 6				5						6		nCK
nRFC	4 Gb	1	04		139				174				208		nCK

### DDR3(L) Timings used for IDD and IDDQ (1866 and 2133)

- Cum			DDR3(	L)-1866		DDR3(L)-2133					
Sym		10-10-10	11-11-11	12-12-12	13-13-13	11-11-11	12-12-12	13-13-13	14-14-14	Unit	
tC	К		1.0	)71			0.9	938		ns	
C	L	10	11	12	13	11	12	13	14	nCK	
nR(	CD	10	11	12	13	11	12	13	14	nCK	
nR	C	42	43	44	45	47	48	49	50	nCK	
nR/	AS		3	2		36					
nR	P	10	11	12	13	11	12	13	14	nCK	
	X8		2	6			2	27		nCK	
nFAW	X16		3	3				nCK			
~000	X8		ę	5			(	6		nCK	
nRRD	X16		(	6			-	7		nCK	
nRFC	4 Gb		24	43		279					



### IDD0 Measurement-Loop Pattern

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	<b>A</b> [9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
		]	3, 4	D#, D#	1	1	1	1	0	0	00	0	0	0	0	-
					1	epea	it pat	tern	14 un	til nRA	S - 1	, trui	icate	ifn	eces	sary
			nRAS	PRE	0	0	1	0	0	0	00	0	0	0	0	-
						repe	at pa	tterr	1 14 u	ntil nRC	- 1,	trun	cate	if ne	cess	ary
			1*nRC + 0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
		]	1*nRC + 1, 2	D, D	1	0	0	0	0	0	00	0	0	F	0	-
8	High		1*nRC + 3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	ic H			repea	t pat	tern	nRC	+ 1,	,4 unt	il 1*nR	C + 1	ıRA	S - 1	, trui	ncate	e if necessary
to	Static	]	1*nRC + nRAS	PRE	0	0	1	0	0	0	00	0	0	F	0	-
					re	peat	nRC	2+1	.,,4 un	til 2*nR	<b>C</b> - 1	l, tru	incat	e if 1	nece	ssary
		1	2*nRC				repe	eat S	ub-Loop	p 0, use	BA[	2:0]	= 1 i	inste	ađ	
		2	4*nRC				repe	eat S	ub-Loop	p 0, use	BA[	2:0]	= 2 i	inste	ađ	
		3	6*nRC				repe	eat S	ub-Loop	p 0, use	BA[	2:0]	= 3 i	inste	ađ	
		4	8*nRC				repe	eat S	ub-Looj	p 0, use	BA[	2:0]	= 4 i	inste	ađ	
		5	10*nRC				repe	eat S	ub-Looj	p 0, use	BA[	2:0]	= 5 i	inste	ad	
		6	12*nRC				repe	eat S	ub-Loop	p 0, use	BA[	2:0]	<b>= 6</b> i	inste	ađ	
		7	14*nRC				repe	eat S	ub-Looj	p 0, use	BA[	2:0]	= 7 i	inste	ad	

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are MID-LEVEL.

2.DQ signals are MID-LEVEL.



### **IDD1 Measurement-Loop Pattern**

CK, CK#         CK, CK#           CK, CK#         CKE           CK, CK#         Command           CK         Number           Number         Num           Num         <	Data <sup>2</sup>
ACT 0 0 1 10 0 0 0 0 0 0 0 0 0 0	
	-
1, 2 D, D 1 0 0 0 0 0 0 0 0 0 0	-
3,4 D#, D# 1 1 1 1 0 0 00 0 0 0 0	-
repeat pattern 14 until nRCD - 1, truncate if necessary	
nRCD RD 0 1 0 1 0 0 00 0 0 0 0	0000000
repeat pattern 14 until nRAS - 1, truncate if necessary	
nRAS PRE 0 0 1 0 0 00 0 0 0 0	-
repeat pattern 14 until nRC - 1, truncate if necessary	
1*nRC+0 ACT 0 0 1 1 0 0 00 0 F 0	-
1*nRC+1,2 D,D 1 0 0 0 0 0 0 0 F 0	-
8 월 월 1*nRC+3,4 D#, D# 1 1 1 1 0 0 00 0 F 0	-
B0         H         H         D#         D#         D         D         O         O         O         O         F         O           B0          repeat pattern nRC + 1,, 4 until nRC + nRCD - 1, truncate if necessary          1*nRC + nRCD         RD         0         1         0         0         00         0         F         0	
$\stackrel{[2]}{=} \begin{bmatrix} \frac{\pi}{3} \\ \frac{\pi}{3} \end{bmatrix} = 1 * nRC + nRCD RD = 0 1 0 1 0 0 0 0 0 F 0$	00110011
repeat pattern nRC + 1,, 4 until nRC +nRAS - 1, truncate if necessary	
1*nRC + nRAS PRE 0 0 1 0 0 0 0 0 F 0	-
repeat pattern nRC + 1,, 4 until 2 * nRC - 1, truncate if necessary	
1 2*nRC repeat Sub-Loop 0, use BA[2:0] = 1 instead	
2 4*nRC repeat Sub-Loop 0, use BA[2:0] = 2 instead	
3 6*nRC repeat Sub-Loop 0, use BA[2:0] = 3 instead	
4 8*nRC repeat Sub-Loop 0, use BA[2:0] = 4 instead	
5 10*nRC repeat Sub-Loop 0, use BA[2:0] = 5 instead	
6 12*nRC repeat Sub-Loop 0, use BA[2:0] = 6 instead	
7 14*nRC repeat Sub-Loop 0, use BA[2:0] = 7 instead	

NOTE:

DM must be driven LOW all the time. DQS, DQS# are used according to RD Commands, otherwise MID-LEVEL.
 Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



### IDD2N and IDD3N Measurement-Loop Pattern

CK, CK#	CKE	Sub-Loop	Cycle Number		Command	CS#	RAS#	CAS#	WE#	ODT		BA[2:0]	A[15:11]	A[10]	<b>V</b> [9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
		0	0	D		1	0	0	0	0	0		0	0	0	0	0	-
			1	D		1	0	0	0	0	0		0	0	0	0	0	-
			2	D#		1	1	1	1	0	0		0	0	0	F	0	-
			3	D#		1	1	1	1	0	0		0	0	0	F	0	-
20	High	1	4-7	repeat	t Sub	-Lo	op 0,	use	BA	[2:0] = ]	lins	stead	L					
toggling	ic H	2	8-11	repeat	: Sub	-Lo	op 0,	, use	BA[	[2:0] = 2	ins.	stead	L					
ğ	Static ]	3	12-15	repeat	: Sub	-Lo	op 0,	use	BA[	[2:0] = 3	3 ins	stead	L					
		4	16-19	repeat	: Sub	-Lo	op 0,	use	BA[	[2:0] = 4	l ins	stead	L					
		5	20-23	repeat	: Sub	-Lo	op 0,	use	BA[	[2:0] = 5	5 ins	stead	L					
		6	24-27	repeat	Sub	-Lo	op 0,	use	BA	[2:0] = 6	5 ins	stead	L					
		7	28-31	repeat	: Sub	-Lo	op 0,	use	BA[	[2:0] = 7	/ ins	stead	L					

#### NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are MID-LEVEL.

2.DQ signals are MID-LEVEL.



#### IDD4R and IDDQ4R Measurement-Loop Pattern

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
		0	0	RD	0	1	0	1	0	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	0	0	00	0	0	0	0	-
			2, 3	D#,D#	1	1	1	1	0	0	00	0	0	0	0	-
			4	RD	0	1	0	1	0	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	0	0	00	0	0	F	0	-
20	High		6, 7	D#,D#	1	1	1	1	0	0	00	0	0	F	0	-
toggling	ic H	1	8-15	repeat Sub	-Loo	op 0,	but l	BA[2	2:0] = 1							
ğ	Static	2	16-23	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 2							
		3	24-31	repeat Sub	-Loo	op 0,	but l	BA[2	2:0] = 3							
		4	32-39	repeat Sub	-Loc	op 0,	but l	BA[2	2:0] = 4							
		5	40-47	repeat Sub	-Loo	op 0,	but l	BA[2	2:0] = 5							
		6	48-55	repeat Sub	-Loo	op 0,	but l	BA[2	2:0] = 6							
		7	56-63	repeat Sub	-Loo	op 0,	but l	BA[2	2:0] = 7							

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are used according to RD Commands, otherwise MID-LEVEL.

2.Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
		0	0	WR	0	1	0	0	1	0	00	0	0	0	0	0000000
			1	D	1	0	0	0	1	0	00	0	0	0	0	-
			2, 3	D#,D#	1	1	1	1	1	0	00	0	0	0	0	-
			4	WR	0	1	0	0	1	0	00	0	0	F	0	00110011
			5	D	1	0	0	0	1	0	00	0	0	F	0	-
8	High		6, 7	D#,D#	1	1	1	1	1	0	00	0	0	F	0	-
toggling	ic H	1	8-15	repeat Sub	-Loc	p 0,	but l	BA[2	2:0] = 1							
ţõ	Static	2	16-23	repeat Sub	-Loc	р0,	but ]	BA[2	2:0] = 2							
		3	24-31	repeat Sub	-Loo	р0,	but l	BA[2	2:0] = 3							
		4	32-39	repeat Sub	-Loc	р0,	but l	BA[2	2:0] = 4							
		5	40-47	repeat Sub	-Loc	р0,	but l	BA[2	2:0] = 5							
		6	48-55	repeat Sub	-Loc	о <b>р 0</b> ,	but ]	BA[2	2:0] = 6							
		7	56-63	repeat Sub	-Loo	p 0,	but l	BA[2	2:0] = 7							

#### IDD4W Measurement-Loop Pattern

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are used according to WR Commands, otherwise MID-LEVEL. 2.Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.

136



### IDD5B Measurement-Loop Pattern

CK, CK#	CKE	Sub-Loop	Cycle Number	Command	CS#	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
		0	0	REF	0	0	0	1	0	0	0	0	0	0	0	-
		1	1, 2	D, D	1	0	0	0	0	0	00	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	0	0	00	0	0	F	0	-
			58					гере	eat cycle	s 14, 1	but <b>E</b>	3A[2	:0] =	= 1		
20	High		912					repe	eat cycle	s 14, 1	but <b>E</b>	3A[2	:0] =	- 2		
toggling	ic H		1316					repe	eat cycle	s 14, 1	but <b>E</b>	3A[2	:0] =	= 3		
to	Static		1720					repe	eat cycle	s 14, 1	but <b>F</b>	3A[2	:0] =	- 4		
			2124					repe	eat cycle	s 14, 1	but <b>H</b>	3A[2	:0] =	- 5		
			2528					repe	eat cycle	s 14, 1	but <b>E</b>	3A[2	:0] =	= <b>6</b>		
			2932					repe	eat cycle	s 14, 1	but <b>E</b>	3A[2	:0] =	= 7		
		2	33 nRFC - 1		rep	oeat	Sub	Loo	p 1, un	til nRF(	C - 1	. Tri	incat	te, if	nece	essary.

NOTE:

1.DM must be driven Low all the time. DQS, DQS# are MID-LEVEL.

2.DQ signals are MID-LEVEL.



#### IDD7 Measurement-Loop Pattern

ATTENTION: Sub-Loops 10-19 have inverse A[6:3] Pattern and Data Pattern than Sub-Loops 0-9

CK, CK#	CKE	Sub-Loop	Cycle Num ber	Command	CS	RAS#	CAS#	WE#	ODT	BA[2:0]	A[15:11]	A[10]	A[9:7]	A[6:3]	A[2:0]	Data <sup>2</sup>
		0	0	ACT	0	0	1	1	0	0	00	0	0	0	0	-
			1	RDA	0	1	0	1	0	0	00	1	0	0	0	0000000
			2	D	1	0	0	0	0	0	00	0	0	0	0	-
				repeat abo	ve D	Cor	mma	nd u	ntil nRF	D - 1						
		1	nRRD	ACT	0	0	1	1	0	1	00	0	0	F	0	-
			nRRD + 1	RDA	0	1	0	1	0	1	00	1	0	F	0	00110011
			nRRD + 2	D	1	0	0	0	0	1	00	0	0	F	0	-
				repeat abo	ve D	O Cor	mma	nd u	ntil 2 *	nRRD -	1					
		2	2 * nRRD	repeat Sul	o-Loo	op 0,	, but	BA[	2:0] = 2							
		3	3 * nRRD	repeat Sul	p-Lo	op 1,	but	BA[	2:0] = 3							
		4	4 * nRRD	D	1	0	0	0	0	3	00	0	0	F	0	-
				Assert and	l rep	eat a	bove	DO	Comman	id until :	nFAV	W - 1	l, if 1	nece	ssary	У
		5	nFAW	repeat Sul	o-Lo	op 0,	, but	BA[	2:0] = 4	ļ						
		6	nFAW+nRRD	repeat Sul	o-Lo	op 1,	, but	BA[	2:0] = 5							
		7	nFAW+2*nRRD	repeat Sul	o-Lo	op 0,	, but	BA[	2:0] = 6	i						
		8	nFAW+3*nRRD	repeat Sul	o-Loo	op 1,	, but	BA[	2:0] = 7							
	ų	9	nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	F	0	-
ling	Static High			Assert and	l rep	eat a	bove	DO	Comman	d until :	2 * n	FAV	V - 1	, if n	ieces	sary
toggling	atic	10	2*nFAW+0	ACT	0	0	1	1	0	0	00	0	0	F	0	-
	S		2*nFAW+1	RDA	0	1	0	1	0	0	00	1	0	F	0	00110011
			2*nFAW+2	D	1	0	0	0	0	0	00	0	0	F	0	-
				Repeat ab	ove l	D Co	mm	and u	until 2 *	nFAW	+ nF	RD	- 1			
		11	2*nFAW+nRRD	ACT	0	0	1	1	0	1	00	0	0	0	0	-
			2*nFAW+nRRD+1	RDA	0	1	0	1	0	1	00	1	0	0	0	0000000
			2*nFAW+nRRD+2	D	1	0	0	0	0	1	00	0	0	0	0	-
				repeat abo	ve D	O Cor	mma	nd u	ntil 2 * :	nFAW +	-2*	nRF	Ю-1	1		
		12	2*nFAW+2*nRRD	repeat Sul	o-Lo	op 1(	0, bu	t BA	[2:0] =	2						
		13	2*nFAW+3*nRRD	repeat Sul	-Lo	op 11	l, bu	t BA	[2:0] =	3						
		14	2*nFAW+4 * nRRD	D	1	0	0	0	0	3	00	0	0	0	0	-
				Assert and	l rep	eat a	bove	DC	omman	d until :	3 * n	FAV	V - 1	, if n	ieces	isary
		15	3*nFAW	repeat Sul	o-Lo	op 10	0, bu	t BA	[2:0] =	4						
		16	3*nFAW+nRRD	repeat Sul	o-Loo	op 11	l, bu	t BA	[2:0] =	5						
		17	3*nFAW+2*nRRD	repeat Sul	-Lo	op 1(	0, <b>bu</b>	t BA	[2:0] =	6						
		18	3*nFAW+3*nRRD	repeat Sul	-Lo	op 11	l, bu	t BA	[2:0] =	7						
		19	3*nFAW+4*nRRD	D	1	0	0	0	0	7	00	0	0	0	0	-
NOT				Assert and	l rep	eat a	bove	DO	omman	d until	4 * n	FAV	V - 1	, if n	leces	sary

NOTE:

1.DM must be driven LOW all the time. DQS, DQS# are used according to RD Commands, otherwise MID-LEVEL 2.Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.



### **Electrical Characteristics & AC Timing**

### Timing Parameters for DDR3(L)-800, DDR3(L)-1066, and DDR3(L)-1333

Average low pulse width         CL (avg)         0.47         0.53         0.47         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.53         0.47         0.53         0.47         0.53         0.47         0.53         0.47         0.53         0.47		1							
Image: Construction         Min.         Max.         Min.         Max.         Min.         Max.           Clock Timing         CCK (DLL_off)         6         -         8         -         ns           Average Clock Period         CCK (avg)         Refer to "Fundamental AC Specifications"         ps           Average line pulse width         CCLavy)         0.47         0.53         0.47         0.53         0.47         0.53         0.47         0.53         0.47         0.53         0.47         0.53         0.43         -         0.43         -         CCK (avg)         0.43         -         0.43         -         CCK (avg)         0.43         -         CCK (avg)         0.43         -         CCK (avg)         0.43         -         CCK (avg)	Parameter	Symbol	DDR3(	L)-800	DDR3	(L)-1066	DDR3	(L)-1333	
Minimum Clock Cycle Time (DLL off mode)         ICK (DLL off mode)         ICK (DLL off mode)         ICK (Aray)         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         8         -         7 <th></th> <th>Cymbol</th> <th>Min.</th> <th>Max.</th> <th>Min.</th> <th>Max.</th> <th>Min.</th> <th>Max.</th> <th>onit</th>		Cymbol	Min.	Max.	Min.	Max.	Min.	Max.	onit
Average Clock Period         CK(avg)         Refer to "Fundamental ACS pecifications"         ps           Average low pulse width         CL(lavg)         0.47         0.53         0.43         -         0.43         -         10.53         100         100         100         100         100         100         100         100         100         100         100         100	Clock Timing								
Average high pulse width         ICH(avg)         0.47         0.53         0.47         <				-		-		-	ns
Average low pulse width         CL(avg)         0.47         0.53         0.47         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.43         -         0.64         0.50         0.47         0.50         0.40         0.50         0.40         0.50         0.50         0.50         0.50         0									
Absolute Clock Period         tcK(abs)         Min:: tcK(avg)max + UIT(per)max         ps           Absolute clock HOW plase width         tcC(labs)         0.43         -	Average high pulse width								tCK(avg)
Absolute Clock Feilod         ICR(ab)         Max: ICK(av)max         IUT (per)max         IDE           Absolute Clock HGH pulse width         ICH(abs)         0.43         -         0.43         -         0.43         -         ICR (as)           Absolute Clock HGH pulse width         ICT(abc)         0.43         -         0.43         -         ICR (as)           Clock Period Jitter         UT(per)         -         0.40         80         -70         70         ps           Cycle to Cycle Period Jitter during DLL locking period         UT(cc, lck)         180         -         160         140         ps           Cycle to Cycle Period Jitter during DLL locking period         UT(cc, lck)         180         -         160         ps           Duty Cycle Jitter         UT(cloc)         200         -         160         -         ps           Data Timing         IERR(nper) max = (1 + 0.68ln(n))* UT (per)max         Ps         ps         0.38         -         125         ps           Do quotput hold ime from OCK, CK#         UL2(DO)         -800         -         200         -         150         -         125         ps           Do quotput hold ime from OCK, CK#         UL2(DO)         -800         -	Average low pulse width	tCL(avg)	-		-			0.53	tCK (avg)
Absolute clock LOW pulse width         CL(abs)         0.43         -         0.43         -         0.43         -         CCK (a)           Clock Period Jitter         UTT(per)         -100         100         -90         90         -80         80         ps           Clock Period Jitter during DLL locking period         UTT(per)         -100         160         140         ps           Cycle to Cycle Period Jitter during DLL locking period         JIT(per)         180         160         140         ps           Cumulative error across n = 2, 14         .49,50 cycles         tERR(nper) min = (1 + 0.68in(n))* JIT(per)max         ps           Data Timing         ERR(nper)         imax = (1 + 0.68in(n))* JIT(per)max         ps         -125         ps           DQ output hold time from DQS. DQS#         tQH         0.38         -0.38         -0.38         -100         -500         250         ps           DQ output hold time from DQS. DQS#         tQH         0.38         -0.38         -0.38         -100         -100         -100         -100         ps           DQ alow-inhold time from DQS, DQS# referenced to         DDR3-AC175         75         -25         -         -         ps           DAta hold time from DQS, DQS# referenced to         DDR3	Absolute Clock Period	tCK(abs)						ĸ	ps
Clock Period Jitter         JIT(per)         -100         100         -90         90         -80         80         70         ps           Clock Period Jitter         UIT(cc)         200         180         160         ps           Cycle to Cycle Period Jitter         UIT(cc)         180         160         140         ps           Duty Cycle Jitter         tIIT(duty)         -         -         -         -         ps           Cumulative error across n = 2, 14        49, 50 cycles         tERR(nper)         tERR(nper)         tERR(nper)         tIER(nper)         nin = (1 + 0.68ln(n)) * UIT(per)min         ps           D32, DQS# to DQ skew, per group, per access         tDQSQ         -         200         -         150         -         125         ps           D4 low-impedance time from DQS, DQS#         tOH         0.38         -         0.38         -         0.38         -         0.50         250         ps           D4 low-impedance time from CK, CK#         tL2(DQ)         -         400         -         300         -         ps           D13(base)         DDR-ActTS         75         -         25         -         -         ps           D24 actup time to DQS, DQS# referenced to <td></td> <td></td> <td>0.43</td> <td>-</td> <td>0.43</td> <td>-</td> <td>0.43</td> <td>-</td> <td>tCK (avg)</td>			0.43	-	0.43	-	0.43	-	tCK (avg)
Clock Period Jitter during DLL locking period         JIT(pcr, lck)         -90         90         -80         80         -70         70         ps           Cycle to Cycle Period Jitter during DLL locking period         JIT(pcr, lck)         180         160         140         ps           Cycle to Cycle Period Jitter during DLL locking period         JIT(pcr, lck)         180         160         140         ps           Cumulative error across n = 2, 14         .49, 50 cycles         tERR(nper) min = (1 + 0.68in(n))* JIT(per)max         ps           Data Timing         tERR(nper)         max = (1 + 0.68in(n))* JIT(per)max         ps           Dad output hold time from DQS, DQS#         tODS         -         150         -         125         ps           Da output hold time from CK, CK#         tH2(DQ)         -         400         -600         300         -500         250         ps           Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         TSS(base)         TSS         -         -         ps           DBR3-AC160         90         -         40         -         -         -         ps           DBata fold time from DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         TDR3-AC160         90         -         400         -         - </td <td></td> <td></td> <td>0.43</td> <td>-</td> <td>0.43</td> <td>-</td> <td>0.43</td> <td>-</td> <td>tCK (avg)</td>			0.43	-	0.43	-	0.43	-	tCK (avg)
Cycle to Cycle Period Jitter         UIT(cc.)         200         180         160         ps           Cycle to Cycle Period Jitter         UIT(cc.) kl         180         160         140         ps           Duty Cycle Jitter         UIT(cc.) kl         180         160         140         ps           Cumulative error across n = 2, 14 49, 50 cycles         tERR(nper)         tERR(nper) max = (1 + 0.68in(n)) * UIT(per)max         ps           Data Timing         US         DQS, DQS# to DQ skew, per group, per access         tDQSQ         -         200         -         150         -         125         ps           DQ output hold time from DQS, DQS#         tQH         0.38         -         0.38         -         0.26         ps           DQ output hold time from CK, CK#         tHZ(DQ)         -         400         -         300         -         ps           Data setup time to DQS, DQS# referenced to         DDR3A-C175         125         -         75         -         30         -         ps           DR3L-AC135         140         -         90         -         440         -         -         ps           DR3L-AC135         DDR3-AC100         150         1000         -         65			-100	100	-90	90	-80	80	ps
Cycle to Cycle Period Jitter during DLL locking period         JIT(cc, lck)         180         160         140         ps           Duty Cycle Jitter         LIIT(duty)         -         -         -         -         -         ps           Cumulative error across n = 2, 1449, 50 cycles         tERR(nper)         tERR(nper)         min = (1 + 0.68in(n))* tUIT(per)max         ps           Data Timing         tERR(nper)         tERR(nper)         -         200         -         150         -         125         ps           DQ output hold time from DOS, DQS#         tOQSQ         -         200         -         300         -         250         ps           DQ output hold time from DOS, DQS#         tOQS         -         400         -         300         -         250         ps           Data setup time to DQS, DQS# referenced to         tiDS(tase)         125         -         75         -         30         -         ps           Data hold time from DQS, DQS# referenced to         tiDR3-AC150         125         -         75         -         30         -         ps           Data hold time from DQS, DQS# referenced to         tiDR(base)         DDR3-AC150         150         -         100         -         65	Clock Period Jitter during DLL locking period	JIT(per, lck)	-90	90	-80	80	-70	70	ps
Duty Cycle Jitter         UIT(duty)         -         -         -         -         ps           Cumulative error across n = 2, 14 49, 50 cycles         tERR(nper)         tERR(nper) min = (1 + 0.68ln(n)) * UIT(per)max         ps           Data Timing         -         -         -         -         -         -         ps           DQS, DQS# to DQ skew, per group, per access         tDQSQ         -         200         -         150         -         125         ps           DQ output hold time from DQS, DQS#         tQH         0.38         -         0.38         -         CK (ax           DQ high impedance time from CK, CK#         ttIZ(DQ)         -         400         -         300         -         250         ps           Data setup time to DQS, DQS# referenced to         Vih(ac) / Vil(ac) levels         125         -         75         -         30         -         ps           DDR3-AC150         125         -         75         -         30         -         ps           DDR3-AC160         90         -         40         -         -         ps           DDR3-AC150         140         -         90         -         45         -         ps	Cycle to Cycle Period Jitter	tJIT(cc)	20	0	1	80	1	60	ps
Cumulative error across n = 2, 1449, 50 cycles         tERR(nper)         tERR(nper)         tERR(nper)         tERR(nper)         tERR(nper)         max = (1 + 0.68in(n)) * tJIT(per)max         ps           Data Timing         DQS, DQS# to DQ skew, per group, per access         tDQSQ         -         200         -         150         -         125         ps           DQ output hold time from DQS, DQS#         tQH         0.38         -         0.38         -         0.38         -         CK (a)           DQ output hold time from DQS, DQS#         tQH         0.38         -         0.38         -         CK (a)           DQ and ph impedance time from CK, CK#         ttIZ(DQ)         -         400         -         300         -         250         ps           Data setup time to DQS, DQS# referenced to         DDR3-AC150         125         -         75         -         30         -         ps           Dirklac) / Vii(ac) levels         DDR3-AC150         125         -         75         -         30         -         ps           Dirklack / Vii(dc) levels         DDR3-C100         150         -         100         -         655         -         ps           DQ and DM Input pulse width for each input         tDIP(base) </td <td>Cycle to Cycle Period Jitter during DLL locking period</td> <td>JIT(cc, lck)</td> <td>18</td> <td>0</td> <td>1</td> <td>60</td> <td>1</td> <td>40</td> <td>ps</td>	Cycle to Cycle Period Jitter during DLL locking period	JIT(cc, lck)	18	0	1	60	1	40	ps
Cultinuative endroses in = 2, 14 49, 50 cycles         terk(niper)         terk(niper)         terk(niper)         max = (1 + 0.68in(n)) * tJIT (per)max         ps           Data Timing         DS, DQS# to DQ skew, per group, per access         tDQQ.         -         200         -         150         -         125         ps           DQ output hold time from DQS, DQS#         tQH         0.38         -         0.25         ps         105         105         100         -         105         0         105         0         105         0         100         -         455         -         ps         105         0         100         -         455         -         ps         105         0         100         -         105	Duty Cycle Jitter	tJIT(duty)	-	-	-	-	-	-	ps
Data Timing         IDQS, DQS# to DQ skew, per group, per access         tDQSQ         -         200         -         150         -         125         ps           DQ output hold time from DQS, DQS#         tQH         0.38         -         0.38         -         tCK (av           DQ low-impedance time from CK, CK#         tLZ(DQ)         -800         400         -         300         500         250         ps           DQ high impedance time from CK, CK#         tLZ(DQ)         -         400         -         300         -         250         ps           Data setup time to DQS, DQS# referenced to         Vih(ac) / Vil(ac) levels         DDR3-AC150         125         -         75         -         25         -         -         ps           Data hold time from DQS, DQS# referenced to         Vih(ac) / Vil(ac) levels         140         -         90         -         45         -         ps           DAta hold time from DQS, DQS# referenced to         Vih(base)         150         -         100         -         65         -         ps           DQS, DQS# differential READ Peramble         tRPRE         0.9         Note 19         0.9         Note 19         0.9         Note 19         0.4         -         CK (ax	Cumulative error across n = 2, 14 49, 50 cycles	tERR(nper)							ps
DQS, DQS# to DQ skew, per group, per access         tDQSQ         -         200         -         150         -         125         ps           DQ output hold time from DQS, DQS#         tOH         0.38         -         0.50         125         -         75         -         25         -         -         ps         DDR3-AC150         105         -         140         -         90         -         445         -         ps         DDR3-AC160         DDR3-DC100         150         -         100         -         65         -         ps         DDR3-DC100         100         -	Data Timing				(1 . 0.0	56m(m))		лутах	L
DQ output hold time from DGS_DGS#         tOH         0.38         -         0.38         -         0.38         -         tCK (a)           DQ low-impedance time from CK, CK#         LZ(DQ)         -800         400         -         300         -500         250         ps           DQ high impedance time from CK, CK#         tLZ(DQ)         -         400         -         300         -         250         ps           Data setup time to DQS, DQS# referenced to         tDS(base)         75         -         25         -         -         -         ps           Data setup time to DQS, DQS# referenced to         tDS(base)         00         -         400         -         -         ps           Data hold time from DQS, DQS# referenced to         tDR1A-AC155         140         -         90         -         45         -         ps           Data hold time from DQS, DQS# referenced to         tDH(base)         100         -         65         -         ps           DPCand DM Input pulse width for each input         tDIPW         600         -         400         -         ps           DQS, DQS# differential READ Preamble         tRPST         0.3         Note 19         0.9         Note 19         0.4		tDQSQ	-	200	-	150	-	125	DS
DQ low-impedance time from CK, CK#         tLZ(DQ)         -800         400         -600         300         -500         250         ps           DQ high impedance time from CK, CK#         tHZ(DQ)         -         400         -         300         -         250         ps           Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC150         125         -         75         -         300         -         ps           Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC150         125         -         75         -         300         -         ps           Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         00         -         400         -         -         -         ps           DAta hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         140         -         90         -         450         -         ps           DDR3-DC100         160         -         110         -         75         -         ps           DQS, DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 11         0.3         Note 11         CX (av           DQS, DQS# differential wtRTE Preamble         tRPRE			0.38		0.38		0.38		tCK (avg)
DQ high impedance time from CK, CK#         HHZ(DQ)         -         400         -         300         -         250         ps           Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC175         75         -         25         -         -         -         ps           DDR3-AC150         125         -         75         -         40         -         -         ps           DX(hac) / Vil(ac) levels         DDR3-AC150         125         -         75         -         40         -         -         ps           Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         DDR3-DC100         140         -         90         -         455         -         ps           D2 and DM Input pulse width for each input         1DH(base)         DR3-DC100         160         -         110         -         75         -         ps           DQS, DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 11         0.3         Note 11         0.3         Note 11         0.3         Note 11         0.4         -         tCK (ax           DQS, DQS# differential wREAD Preamble         tRPRE         0.9         -         0.4									· • • /
Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         IDS(base) DDR3-AC150         75         -         25         -         -         ps           Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC150         125         -         75         -         30         -         ps           Data hold time from DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         00         -         40         -         -         -         ps           Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         140         -         90         -         45         -         ps           DQ and DM Input pulse width for each input         tDIPW         600         -         490         -         400         -         ps           DQS, DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 19         1CK (av           DQS, DQS# differential READ Postamble         tRPST         0.3         Note 11         0.3         Note 11         CK (av           DQS, DQS# differential output low time         tQSH         0.38         -         0.4         -         tCK (av           DQS, DQS# differential output low time         tQSH         0.38         -         0.3 <td< td=""><td></td><td></td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td></td<>					-				
Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC175         75         -         30         -         ps           Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC150         125         -         75         -         30         -         ps           Data hold time from DQS, DQS# referenced to Vih(ac) / Vil(dc) levels         DDR3-AC135         140         -         90         -         455         -         ps           Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         DIM(base) DDR3-DC100         150         -         100         -         655         -         ps           DQ and DM Input pulse width for each input         tDIPW         600         -         490         -         400         -         ps           DQS,DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 19         0.9         Note 19         0.9         Note 11         CX (av           DQS,DQS# differential READ Preamble         tRPRE         0.9         Note 11         0.3         Note 11         0.3         Note 11         CX (av           DQS,DQS# differential NURITE Preamble         tVPRE         0.9         -         0.9         -         0.9								230	•
Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC150         123         -         73         -         30         -         ps           Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels         DDR3-AC150         90         -         40         -         -         -         ps           Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         140         -         90         -         45         -         ps           Data Abld time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         150         1100         -         655         -         ps           DQ and DM Input pulse width for each input         tDIPW         600         -         490         -         400         -         ps           DQS, DQS# differential READ Postamble         tRPRE         0.9         Note 19         0.9         Note 19         0.9         Note 11         0.3         Note 11         0.3         Note 11         0.4         -         tCK (ax           DQS, DQS# differential READ Postamble         tRPRE         0.9         Note 11         0.3         Note 11         0.3         Note 11         0.3         Note 11         CK (ax           DQS, DQS# differential output tow time         tQSL <t< td=""><td></td><td>DDR3-AC175</td><td>75</td><td>-</td><td>25</td><td>-</td><td>-</td><td>-</td><td>ps</td></t<>		DDR3-AC175	75	-	25	-	-	-	ps
DDR3L-AC160         90         -         40         -         -         -         -         ps           DDR3L-AC160         DDR3L-AC160         DDR3L-AC160         140         -         90         -         45         -         ps           Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         DDR3L-AC160         150         -         100         -         65         -         ps           DQ and DM Input pulse width for each input         tDIR3L-DC90         160         -         110         -         75         -         ps           DQS,DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 19         0.9         Note 11         0.3         -         1CK (av           DQS, DQS# differential output low time         tQSL         0.38         -         0.4         -         1CK (av           DQS, DQS# differential output low time         tQSL         0.38		DDR3-AC150	125	-	75	-	30	-	ps
tDS(base) DDR3L-AC135         140         -         90         -         45         -         ps           Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         DDR3-DC100         150         -         100         -         65         -         ps           DQ and DM Input pulse width for each input         tDIP(base) DDR3L-DC90         160         -         110         -         75         -         ps           DQ and DM Input pulse width for each input         tDIPW         600         -         490         -         400         -         ps           DQS,DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 19         0.9         Note 11         CK (ax)           DQS,DQS# differential output high time         tQSH         0.38         -         0.38         -         0.4         -         tCK (ax)           DQS,DQS# differential output low time         tQSL         0.38         -         0.3         -         1CK (ax)           DQS,DQS# differential WRITE Preamble         tWPRE         0.9         -         0.9         -         1CK (ax)           DQS,DQS# differential WRITE Postamble         tWPST         0.3         -         0.3         -	Vih(ac) / Vil(ac) levels	tDS(base) DDR3L-AC160	90	-	40	-	-	-	ps
Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels         tDH(base) DDR3-DC100         150         -         100         -         65         -         ps           DQ and DM Input pulse width for each input         tDIP         160         -         110         -         75         -         ps           DQ and DM Input pulse width for each input         tDIPW         600         -         490         -         400         -         ps           DATA Strobe Timing         -         0.9         Note 19         0.4         -         CK (av           DQS, DQS# differential output high time         tQSH         0.38         -         0.38         -         0.4         -         CK (av           DQS, DQS# differential WRITE Preamble         tWPRE         0.9         -         0.9         -         0.9         -         0.4         -         CK (av           DQS, DQS# differential WRITE Preamble         tWPRE         0.9         -         0.3         -         0.3         -         0.3         -         CK (av           DQS, DQS# differential WRITE Preamble         tWPRE         0.9 <td></td> <td>tDS(base)</td> <td>140</td> <td>-</td> <td>90</td> <td>-</td> <td>45</td> <td>-</td> <td>ps</td>		tDS(base)	140	-	90	-	45	-	ps
Vih(dc) / Vil(dc) levels         tDH(base) DDR3L-DC90         160         -         110         -         75         -         ps           DQ and DM Input pulse width for each input         tDIPW         600         -         490         -         400         -         ps           Data Strobe Timing         -         -         400         -         ps           DQS, DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 19         0.9         Note 11         0.3         Note 11         0.3         Note 11         0.3         Note 11         10.3         Note 11         10.3         Note 11         10.4         -         tCK (av           DQS, DQS# differential output high time         tQSL         0.38         -         0.4         -         tCK (av           DQS, DQS# differential WRITE Preamble         tWPRE         0.9         -         0.9         -         0.9         -         0.4         -         tCK (av           DQS, DQS# differential WRITE Preamble         tWPRE         0.9         -         0.3         -         0.3         -         0.3         -         tCK (av           DQS, DQS# differential WRITE Preamble         tWPST         0.3	Data hold time from DOS, DOS# referenced to	tDH(base)	150	-	100	-	65	-	ps
DQ and DM Input pulse width for each input         tDIPW         600         -         490         -         400         -         ps           Data Strobe Timing         DQS, DQS# differential READ Preamble         tRPRE         0.9         Note 19         CK (av           DQS, DQS# differential READ Postamble         tRPST         0.3         Note 11         0.3         Note 11         0.3         Note 11         0.4         -         tCK (av           DQS, DQS# differential output low time         tQSL         0.38         -         0.4         -         tCK (av           DQS, DQS# differential WRITE Preamble         tWPRE         0.9         -         0.9         -         0.4         -         tCK (av           DQS, DQS# differential WRITE Postamble         tWPRE         0.9         -         0.9         -         0.4         -         tCK (av           DQS, DQS# differential WRITE Postamble         tWPRE         0.9         -         0.9         -         0.4         -         tCK (av           DQS, DQS# differential medance time         tLZ(DQS)         -400         -300         -255         255 <t< td=""><td></td><td>tDH(base)</td><td>160</td><td>-</td><td>110</td><td>-</td><td>75</td><td>-</td><td>ps</td></t<>		tDH(base)	160	-	110	-	75	-	ps
Data Strobe Timing           DQS, DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 11         0.3         Note 11         0.4         -         tCK (av           DQS, DQS# differential output low time         tQSL         0.38         -         0.38         -         0.3         -         0.3         -         0.4         -         tCK (av           DQS, DQS# differential WRITE Postamble         tWPST         0.3         -         0.3         -         0.3         -         0.3         -         0.5         1CK (av           DQS, DQS# differential wreader time         ttDQSCK         <	DO and DM Input pulse width for each input		600		100		400		ne
DQS,DQS# differential READ Preamble         tRPRE         0.9         Note 19         0.9         Note 11         0.3         Note 11         0.4         -         tCK (average)           DQS, DQS# differential WRITE Preamble         tWPRE         0.9         -         0.9         -         0.9         -         0.7         0.3         -         1CK (average)           DQS, DQS# differential WRITE Postamble         tWPST         0.3         -         0.0			000	-	490	-	400	-	ps
DQS, DQS# differential READ Postamble       tRPST       0.3       Note 11       0.3       Note 11       0.3       Note 11       tCK (av DQS, DQS# differential output high time         DQS, DQS# differential output low time       tQSL       0.38       -       0.4       -       tCK (av DQS, DQS# differential WRITE Preamble         DQS, DQS# differential WRITE Preamble       tWPRE       0.9       -       0.9       -       0.9       -       tCK (av DQS, DQS# differential WRITE Postamble         DQS, DQS# differential WRITE Postamble       tWPST       0.3       -       0.3       -       tCK (av DQS, DQS# differential WRITE Postamble         DQS, DQS# differential WRITE Postamble       tWPST       0.3       -       0.3       -       tCK (av DQS, DQS# high-impedance time         rising CK, CK#       tLZ(DQS)       -400       400       -300       300       -255       255       ps         DQS and DQS# high-impedance time (Referenced from RL + BL/2)       tHZ(DQS)       -       400       -       300       -       250       ps         DQS, DQS# differential input low pulse width       tDQSL       0.45       0.55       0.45       0.55       0.45       0.55       tCK (av DQS, DQS# differential input high pulse width       tDQSL       0.25       -0.25       0.25		+DDDE	0.0	Note 10	0.0	Note 10	0.0	Note 10	tCK (ava)
DQS, DQS# differential output high time       tQSH       0.38       -       0.4       -       tCK (av (av DQS, DQS# differential output low time         DQS, DQS# differential WRITE Preamble       tWPRE       0.9       -       0.9       -       0.9       -       tCK (av DQS, DQS# differential WRITE Preamble         DQS, DQS# differential WRITE Postamble       tWPRE       0.9       -       0.3       -       0.3       -       tCK (av DQS, DQS# rising edge output access time from rising CK, CK#         DQS and DQS# low-impedance time (Referenced from RL - 1)       tLZ(DQS)       -800       400       -600       300       -255       255       ps         DQS, DQS# differential input low pulse width       tDQSL       -400       400       -300       300       -250       ps         DQS and DQS# high-impedance time (Referenced from RL + BL/2)       tHZ(DQS)       -       400       -       300       -       250       ps         DQS, DQS# differential input low pulse width       tDQSH       0.45       0.55       0.45       0.55       0.45       0.55       1.45       0.55       1.45       0.55       1.45       0.55       1.45       0.55       1.45       0.55       1.45       0.55       0.45       0.55       0.45       0.55       0.									
DQS, DQS# differential output low time       tQSL       0.38       -       0.4       -       tCK (av (av DQS, DQS# differential WRITE Preamble         DQS, DQS# differential WRITE Postamble       tWPRE       0.9       -       0.9       -       0.9       -       tCK (av DQS, DQS# differential WRITE Postamble         DQS, DQS# differential WRITE Postamble       tWPST       0.3       -       0.3       -       0.3       -       tCK (av DQS, DQS# rising edge output access time from rising CK, CK#         DQS and DQS# low-impedance time (Referenced from RL - 1)       tLZ(DQS)       -800       400       -600       300       -500       250       ps         DQS and DQS# differential input low pulse width (Referenced from RL + BL/2)       tHZ(DQS)       -       400       -       300       -       250       ps         DQS, DQS# differential input low pulse width       tDQSL       0.45       0.55       0.45       0.55       0.45       0.55       tCK (av DQS, DQS# differential input high pulse width       tDQSL       0.40       -       300       -       250       ps         DQS, DQS# differential input high pulse width       tDQSL       0.45       0.55       0.45       0.55       0.45       0.55       tCK (av DQS, DQS# falling edge setup time to CK, CK# rising edge       tDQSS       -									
DQS, DQS# differential WRITE Preamble       tWPRE       0.9       -       0.9       -       tCK (average of the constraints)         DQS, DQS# differential WRITE Postamble       tWPST       0.3       -       0.3       -       0.3       -       tCK (average of the constraints)         DQS, DQS# rising edge output access time from rising CK, CK#       tDQSCK       -400       400       -300       300       -255       255       ps         DQS and DQS# low-impedance time (Referenced from RL - 1)       tLZ(DQS)       -800       400       -600       300       -500       250       ps         DQS and DQS# high-impedance time (Referenced from RL + BL/2)       tHZ(DQS)       -       400       -       300       -       250       ps         DQS, DQS# differential input low pulse width       tDQSL       0.45       0.55       0.45       0.55       0.45       0.55       tCK (average of average overage									tCK (avg)
DQS, DQS# differential WRITE Postamble         tWPST         0.3         -         0.3         -         0.3         -         tCK (average)           DQS, DQS# rising edge output access time from rising CK, CK#         tDQSCK         -400         400         -300         300         -255         255         ps           DQS and DQS# low-impedance time (Referenced from RL – 1)         tLZ(DQS)         -800         400         -600         300         -500         250         ps           DQS and DQS# high-impedance time (Referenced from RL + BL/2)         tHZ(DQS)         -         400         -         300         -         250         ps           DQS, DQS# differential input low pulse width         tDQSL         0.45         0.55         0.45         0.55         0.45         0.55         tCK (average)           DQS, DQS# differential input high pulse width         tDQSH         0.45         0.55         0.45         0.55         tCK (average)           DQS, DQS# differential input high pulse width         tDQSS         -0.25         0.25         -0.25         0.25         0.25         tCK (average)           DQS, DQS# falling edge setup time to         tDQSS         0.2         -         0.2         -         tCK (average)           DQS, DQS# falling edge hold				-		-		-	
DQS, DQS# rising edge output access time from rising CK, CK#tDQSCK-400400-300300-255255psDQS and DQS# low-impedance time (Referenced from RL – 1)tLZ(DQS)-800400-600300-500250psDQS and DQS# high-impedance time (Referenced from RL + BL/2)tHZ(DQS)-400-300-250psDQS, DQS# differential input low pulse widthtDQSL0.450.550.450.550.450.55tCK (awDQS, DQS# differential input high pulse widthtDQSH0.450.550.450.550.450.55tCK (awDQS, DQS# differential input high pulse widthtDQSH0.450.550.450.550.450.55tCK (awDQS, DQS# differential input high pulse widthtDQSS-0.250.25-0.250.25-0.250.25tCK (awDQS, DQS# falling edge setup time to CK, CK# rising edgetDSH0.2-0.2-tCK (aw				-		-			
rising CK, CK#       IDQSCK       -400       400       -300       300       -255       255       ps         DQS and DQS# low-impedance time (Referenced from RL – 1)       tLZ(DQS)       -800       400       -600       300       -500       250       ps         DQS and DQS# high-impedance time (Referenced from RL + BL/2)       tHZ(DQS)       -       400       -       300       -       250       ps         DQS, DQS# differential input low pulse width       tDQSH       0.45       0.55       0.45       0.55       0.45       0.55       tCK (av         DQS, DQS# differential input high pulse width       tDQSH       0.45       0.55       0.45       0.55       0.45       0.55       tCK (av         DQS, DQS# differential input high pulse width       tDQSH       0.45       0.55       0.45       0.55       tCK (av         DQS, DQS# differential input high pulse width       tDQSH       0.45       0.55       0.45       0.55       tCK (av         DQS, DQS# differential input high pulse width       tDQSS       -0.25       0.25       -0.25       0.25       0.25       tCK (av         DQS, DQS# falling edge setup time to       tDSS       0.2       -       0.2       -       tCK (av         DQS, DQ				-	0.5	-		-	ick (avy)
(Referenced from RL - 1)       ILZ(DQS)       -800       400       -600       300       -500       250       ps         DQS and DQS# high-impedance time (Referenced from RL + BL/2)       tHZ(DQS)       -       400       -       300       -       250       ps         DQS, DQS# differential input low pulse width       tDQSL       0.45       0.55       0.45       0.55       0.45       0.55       tCK (av         DQS, DQS# differential input high pulse width       tDQSH       0.45       0.55       0.45       0.55       0.45       0.55       tCK (av         DQS, DQS# differential input high pulse width       tDQSH       0.45       0.55       0.45       0.55       tCK (av         DQS, DQS# rising edge to CK, CK# rising edge       tDQSS       -0.25       0.25       -0.25       0.25       0.25       0.25       tCK (av         DQS, DQS# falling edge setup time to CK, CK# rising edge       tDSH       0.2       -       0.2       -       tCK (av         DQS, DQS# falling edge hold time from CK, CK# rising edge       tDSH       0.2       -       0.2       -       tCK (av		tDQSCK	-400	400	-300	300	-255	255	ps
DQS and DQS# high-impedance time (Referenced from RL + BL/2)         tHZ(DQS)         -         400         -         300         -         250         ps           DQS, DQS# differential input low pulse width         tDQSL         0.45         0.55         0.45         0.55         0.45         0.55         tCK (av 0.45           DQS, DQS# differential input high pulse width         tDQSH         0.45         0.55         0.45         0.55         tCK (av 0.45           DQS, DQS# differential input high pulse width         tDQSH         0.45         0.55         0.45         0.55         tCK (av 0.45           DQS, DQS# rising edge to CK, CK# rising edge         tDQSS         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.22         -         tCK (av CK, CK# rising edge           DQS, DQS# falling edge hold time from CK, CK# rising edge         tDSH         0.2         -         0.2         -         tCK (av CK (av CK (av		tLZ(DQS)	-800	400	-600	300	-500	250	ps
DQS, DQS# differential input low pulse width         tDQSL         0.45         0.55         0.45         0.55         tCK (av           DQS, DQS# differential input high pulse width         tDQSH         0.45         0.55         0.45         0.55         0.45         0.55         0.45         0.55         tCK (av           DQS, DQS# differential input high pulse width         tDQSH         0.45         0.55         0.45         0.55         0.45         0.55         tCK (av           DQS, DQS# rising edge to CK, CK# rising edge         tDQSS         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -0.25         0.25         -         tCK (av           DQS, DQS# falling edge         tDSS         0.2         -         0.2         -         tCK (av           DQS, DQS# falling edge hold time from         tDSH         0.2         -         0.2         -         tCK (av	DQS and DQS# high-impedance time	tHZ(DQS)	-	400	-	300	-	250	ps
DQS, DQS# differential input high pulse width         tDQSH         0.45         0.55         0.45         0.45         0.55         tCK (average)           DQS, DQS# rising edge to CK, CK# rising edge         tDQSS         -0.25         0.25         -10.25		tDOSI	0 15	0.55	0.45	0.55	0.45	0.55	tCK (ava)
DQS, DQS# rising edge to CK, CK# rising edge         tDQSS         -0.25         0.25         -0.25         0.25									
DQS, DQS# falling edge setup time to CK, CK# rising edgetDSS0.2-0.2-tCK (av DQS, DQS# falling edge hold time from CK, CK# rising edgeDQS, DQS# falling edge hold time from CK, CK# rising edgetDSH0.2-0.2-tCK (av tCK (av									
DQS, DQS# falling edge hold time from CK, CK# rising edge	DQS, DQS# falling edge setup time to								
CK, CK# IIsing edge									
Command and Address Timing			0.2	-	0.2	-	0.2	-	ion (avy)
	Command and Address Timing								
DLL locking time         tDLLK         512         -         512         -         nCK	DLL locking time	tDLLK	512	-	512	-	512	-	nCK



Internal READ Command to PRECHARGE Command delay	tRTP	tRTPmin.: tRTPmax.		K, 7.5ns	3)			
Delay from start of internal write transaction to internal read command	tWTR	tWTRmin. tWTRmax		CK, 7.5n	s)			
WRITE recovery time	tWR	15	-	15	-	15	-	ns
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	nCK
Mode Register Set command update delay	tMOD	tMODmin. tMODmax		tCK, 15r	ns)			
ACT to internal read or write delay time	tRCD							
PRE command period	tRP	Refer to	"Fundar	nental A	C Spec	ifications"		
ACT to ACT or REF command period	tRC		, i unuu		0 0000	meanone		
ACTIVE to PRECHARGE command period CAS# to CAS# command delay	tRAS tCCD	4	-	4		4		= CI/
Auto precharge write recovery + precharge time	tDAL(MIN)	4 WR + rou		-	-	4	-	nCK nCK
Multi-Purpose Register Recovery Time	tMPRR	1			vg)) -	1	_	nCK
		I	-	1		-	-	non
ACTIVE to ACTIVE command period (1KB page size)	tRRD	max(4tCK, 10ns)	-	max(4t CK,7.5 ns)	-	max(4t CK,6ns	-	
				max(4t		/ max(At		
ACTIVE to ACTIVE command period (2KB page size)	tRRD	max(4tCK,	-	``	-	max(4t	-	
No the to Ao the command period (2ND page Size)		10ns)	-	CK,10n	-	CK,7.5	-	
Four optivito window (1KP name size)	+= ^\//	40		s)		ns)		
Four activate window (1KB page size) Four activate window (2KB page size)	tFAW tFAW	40 50	-	37.5 50	-	30 45	-	ns
Four activate window (2KB page Size)	tIS(BASE)	50	-	50	-	40	-	ns
	DDR3-AC175 tIS(BASE)	200	-	125	-	65	-	ps
Command and Address setup time to CK, CK#	tIS(BASE) DDR3-AC150 tIS(BASE)	350	-	275	-	190	-	ps
referenced to Vih(ac) / Vil(ac) levels	DDR3L-AC160	215	-	140	-	80	-	ps
	tIS(BASE) DDR3L-AC135	365	-	290	-	205	-	ps
Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	tIH(BASE) DDR3-DC100 tIH(BASE)	275	-	200	-	140	-	ps
	DDR3L-DC90	285	-	210	-	150	-	ps
Control and Address Input pulse width for each input	tIPW	900	-	780	-	620	-	ps
Calibration Timing								
Power-up and RESET calibration time	tZQINIT	tZQINITmi tZQINITm	n: max(51 ax: -	2tCK, 64	0ns)			
Normal operation Full calibration time	tZQOPER	tZQOPER tZQOPER	min: max	256tCK,	320ns)			
Normal operation Short calibration time	tZQCS	tZQCSmin tZQCSma	: max(64	tCK, 80ns	;)			
Reset Timing								
Exit Reset from CKE HIGH to a valid command	tXPR	tXPRmin. tXPRmax		CK, tRFC	:(min) +	10ns)		
Self Refresh Timings								
Exit Self Refresh to commands not requiring a locked	tXS	tXSmin.: r tXSmax.:		k, tRFC (	min) +	10ns)		
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tXSDLLm tXSDLLm	in.: tDLLł	K(min)				nCK
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR	tCKESRm tCKESRm	in.: tCKE	(min) +	1 tCK			
/alid Clock Requirement after Self Refresh Entry SRE) or Power-Down Entry (PDE)	tCKSRE	tCKSREmin.: max(5 tCK, 10 ns) tCKSREmax.: -						
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	tCKSRXm tCKSRXm	nin.: max( nax.: -	5 tCK, 1	0 ns)			
Power Down Timings	1	·	I	,				
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to	tXP	max(3tCK, 7.5ns)	-	max(3t CK,7.5	-	max(3t CK,6ns	-	
commands not requiring a locked DLL		1.016)		ns)		)		



CKE minimum pulse width	tCKE	max(3tCK 7.5ns)	-	max(3t CK,5.6 25ns)	-	max(3t CK,5.6 25ns)	-	
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	tXPDLLm tXPDLLm	in.: max ax.: -		4ns)			
Command pass disable delay	tCPDED	tCPDEDn tCPDEDn						nCK
Power Down Entry to Exit Timing	tPD	tPDmin.: tPDmax.:	9*tRÈFI	ĺ				
Timing of ACT command to Power Down entry	tACTPDEN	tACTPDE tACTPDE	Nmax.:					nCK
Timing of PRE or PREA command to Power Down entry	tPRPDEN	tPRPDEN tPRPDEN	lmax.: -					nCK
Timing of RD/RDA command to Power Down entry	tRDPDEN	tRDPDEN tRDPDEN	lmax.: -					nCK
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	tWRPDEI tWRPDEI	Nmax.: -			K(avg))		nCK
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	tWRAPDI tWRAPDI	ENmax.:	-				nCK
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	tWRPDEI tWRPDEI	Nmax.: -			K(avg))		nCK
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	tWRAPDI tWRAPDI	ENmax.:	-	WR + 1			nCK
Timing of REF command to Power Down entry	tREFPDEN	tREFPDE tREFPDE	Nmax.:	-				nCK
Timing of MRS command to Power Down entry	tMRSPDEN	tMRSPDE tMRSPDE			n)			
ODT Timings								
ODT turn on Latency	ODTLon	WL-2=CV	/L+AL-2	2				nCK
ODT turn off Latency	ODTLoff	WL-2=CV	/L+AL-2	2				nCK
ODT high time without write command or with write command and BC4	ODTH4	ODTH4m ODTH4m						nCK
ODT high time with Write command and BL8	ODTH8	ODTH8m ODTH8m						nCK
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	ns
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	ns
RTT turn-on	tAON	-400	400	-300	300	-250	250	ps
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	tCK (avg)
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	tCK (avg)
Write Leveling Timings								
First DQS/DQS# rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	nCK
DQS/DQS# delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	25	-	nCK
Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	<sup>g</sup> tWLS	325	-	245	-	195	-	ps
Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	tWLH	325	-	245	-	195	-	ps
Write leveling output delay Write leveling output error	tWLO tWLOE	0	9 2	0 0	9 2	0	9 2	ns ns



### Timing Parameters for DDR3(L)-1600, DDR3(L)-1866, and DDR3(L)-2133

		DDR3(L	.)-1600	DDR3	(L)-1866	DDR3	(L)-2133	
Parameter	Symbol	Nin.	Max.	Min.	Max.	Min.	Max.	Unit
Clock Timing								
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_off)	8	-	8	-	8	-	ns
Average Clock Period	tCK(avg)		r to "Fund		al AC Spe		ons"	
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK(avg)
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	tCK (avg)
Absolute Clock Period	tCK(abs)		Min.: Tck Max.: Tck					
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	tCK (avg)
Absolute clock LOW pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	tCK (avg)
Clock Period Jitter	JIT(per)	-70	70	-60	60	-50	50	ps
Clock Period Jitter during DLL locking period	JIT(per, lck)	-60	60	-50	50	-40	40	ps
Cycle to Cycle Period Jitter	tJIT(cc)	14			20		00	
Cycle to Cycle Period Jitter during DLL locking period	JIT(cc, lck)	12	20	1	00		80	
Duty Cycle Jitter	tJIT(duty)	- tERR(npe	-	-	- ) n(n)) * +	- UT(nor)	-	ps
Cumulative error across $n = 2, 14 \dots 49, 50$ cycles	tERR(nper)	tERR (npe						ps
Data Timing								
DQS, DQS# to DQ skew, per group, per access	tDQSQ	-	100	-	85	-	75	ps
DQ output hold time from DQS, DQS#	tQH	0.38	-	0.38	-	0.38	-	tCK (avg)
DQ low-impedance time from CK, CK#	tLZ(DQ)	-450	225	-390	195	-360	180	ps
DQ high impedance time from CK, CK#	tHZ(DQ)	-	225	-	195	-	180	ps
	tDS(base) DDR3-1600(AC 175) DDR3-1866/21 33(AC150)	-	-	-	-	-	-	ps
Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	tDS(base) DDR3-1600(AC 150) DDR3-1866/21 33(AC135)	10	-	68	-	53	-	ps
	tDS(base) DDR3L-1600(AC1 35) ,SR=1V/ns DDR3L-1866(AC1 30),SR=2V/ns	25	-	70	-	-	-	ps
	tDH(base) DC100	45	-	-	-	-	-	ps
Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	tDH(base) DC90 DDR3L-1600(SR =1V/ns) DDR3L-1866(SR =2V/ns)	55	-	75	-	-	-	ps
DQ and DM Input pulse width for each input	tDIPW	360	-	320	-	280	-	ps
Data Strobe Timing								
DQS,DQS# differential READ Preamble	tRPRE	0.9	Note 19	0.9	Note 19	0.9		tCK (avg)
DQS, DQS# differential READ Postamble	tRPST	0.3	Note 11	0.3	Note 11	0.3	Note 11	tCK (avg)
DQS, DQS# differential output high time	tQSH	0.4	-	0.4	-	0.4	-	tCK (avg)
DQS, DQS# differential output low time	tQSL	0.4	-	0.4	-	0.4	-	tCK (avg)
DQS, DQS# differential WRITE Preamble	tWPRE	0.9	-	0.9	-	0.9	-	tCK (avg)
DQS, DQS# differential WRITE Postamble	tWPST	0.3	-	0.3	-	0.3	-	tCK (avg)
DQS, DQS# rising edge output access time from rising CK, CK#	tDQSCK	-225	225	-195	195	-180	180	ps
DQS and DQS# low-impedance time (Referenced from RL – 1)	tLZ(DQS)	-450	225	-390	195	-360	180	ps
DQS and DQS# high-impedance time	tHZ(DQS)	-	225	-	195	-	180	ps



(Referenced from RL + BL/2)								
DQS, DQS# differential input low pulse width	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	tCK (avg)
DQS, DQS# differential input high pulse width	tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	tCK (avg)
DQS, DQS# rising edge to CK, CK# rising edge DQS, DQS# falling edge setup time to	tDQSS	-0.27	0.27	-0.27	0.27	-0.27	0.27	tCK (avg)
CK, CK# rising edge	tDSS	0.18	-	0.18	-	0.18	-	tCK (avg)
DQS, DQS# falling edge hold time from								
CK, CK# rising edge	tDSH	0.18	-	0.18	-	0.18	-	tCK (avg)
Command and Address Timing			I	1 1				
DLL locking time	tDLLK	512	-	512	-	512	-	nCK
			(1)0	1 1		012		
Internal READ Command to PRECHARGE Command delay	tRTP	tRTPmin.: tRTPmax.:		K, 7.5ns	3)			
Delay from start of internal write	tWTR	tWTRmin.	: max(4t0	CK, 7.5n	s)			
transaction to internal read command		tWTRmax			-			
WRITE recovery time	tWR	15	-	15	-	15	-	ns
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	nCK
Mode Register Set command update delay	tMOD	tMODmin. tMODmax		tCK, 15r	ns)			
ACT to internal read or write delay time	tRCD							
PRE command period	tRP	Refe	r to "Fun	dament	al AC Sr	pecificatio	ns"	
ACT to ACT or REF command period	tRC							
ACTIVE to PRECHARGE command period	tRAS		1					
CAS# to CAS# command delay	tCCD	4	-	4	-	4	-	nCK
Auto precharge write recovery + precharge time	tDAL(MIN)	WR + rour	ndup(tRP	/ tCK(a	• • •			nCK
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	nCK
		max(4tCK,		max(4t		max(4t		
ACTIVE to ACTIVE command period (1KB page size)	tRRD	6ns)	-	CK,5ns	-	CK,5ns	-	
		0115)		)		)		
				max(4t		max(4t		
ACTIVE to ACTIVE command period (2KB page size)	tRRD	max(4tCK,	-	CK,6ns	-	CK,6ns	-	
······································		7.5ns)		)		)		
Four activate window (1KB page size)	tFAW	30	-	, 27	-	, 25	-	ns
Four activate window (2KB page size)	tFAW	40	-	35	-	35	-	ns
	tIS(BASE)	10		00		00		
	DDR3-1600(AC							
	175)	45	-	-	-	-	-	ps
	DDR3-1866/21							
	33(AC150)							
	tIS(BASE)							
	DDR3-1600(AC							
	150)	170	-	150	-	135	-	ps
Command and Address setup time to CK, CK#	DDR3-1866/21							
referenced to Vih(ac) / Vil(ac) levels	33(AC125)					+ +		
	tIS(BASE) DDR3L	60						<b>DD</b>
		- DU		1	-	-	-	ps
		00	-					_
	(AC160)		-					
	(AC160) tIS(BASE)		-	65		_	_	ns
	(AC160) tIS(BASE) DDR3L	185	-	65	-	-	-	ps
	(AC160) tIS(BASE) DDR3L (AC135)		-	65	-	-	-	ps
	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE)		-		-	-	-	
	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L		-	65 150		-	-	ps ps
	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125)		-			-	-	
	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L		-			95	-	
Command and Address hold time from CK, CK#	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE)	-		150	-	- - 95	-	ps
Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE) DDR3	-		150	-	- - 95	-	ps
	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE) DDR3 DC100 tIH(BASE) DDR3L	-		150	-	- - 95 -		ps
referenced to Vih(dc) / Vil(dc) levels	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE) DDR3 DC100 tIH(BASE) DDR3L DC90	185 - 120 130	-	150 100 110	-	-	-	ps ps
referenced to Vih(dc) / Vil(dc) levels Control and Address Input pulse width for each input	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE) DDR3 DC100 tIH(BASE) DDR3L	185 - 120	-	150 100	-	- - 95 - 470	-	ps ps
referenced to Vih(dc) / Vil(dc) levels Control and Address Input pulse width for each input	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE) DDR3 DC100 tIH(BASE) DDR3L DC90	185 - 120 130	-	150 100 110	-	-	-	ps ps ps
referenced to Vih(dc) / Vil(dc) levels Control and Address Input pulse width for each input Calibration Timing	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE) DDR3 DC100 tIH(BASE) DDR3L DC90 tIPW	185 - 120 130 560	-	150 100 110 535		-	-	ps ps ps
referenced to Vih(dc) / Vil(dc) levels	(AC160) tIS(BASE) DDR3L (AC135) tIS(BASE) DDR3L (AC125) tIH(BASE) DDR3 DC100 tIH(BASE) DDR3L DC90	185 - 120 130	- - - n: max(51 ax: -	150 100 110 535 2tCK, 64	- - - 0ns)	-	-	ps ps ps



		tZQOPERmax: -						
Normal operation Short calibration time	tZQCS	tZQCSmin: max(64 tCK, 80ns)						
Reset Timing		tZQCSma	ax: -					
Exit Reset from CKE HIGH to a valid command	tXPR	tXPRmin.: max(5 tCK, tRFC(min) + 10ns)						
Self Refresh Timings	0411	tXPRmax	.: -					
		tXSmin.: I	max(5 tC	K, tRFC	(min) + 1	Ons)		
DLL	tXS	tXSmax.: -						
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tXSDLLmin.: tDLLK(min) tXSDLLmax.: -						nCK
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR	tCKESRmin.: tCKE(min) + 1 tCK tCKESRmax.: -						
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	tCKSREmin.: max(5 tCK, 10 ns) tCKSREmax.: -						
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	tCKSRXmin.: max(5 tCK, 10 ns) tCKSRXmax.: -						
Power Down Timings		1						I
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max(3tCK, 6ns)	-	max(3t CK,6ns )	-	max(3t CK,6ns )	-	
CKE minimum pulse width	tCKE	max(3tCK 5ns)	-	max(3t CK,5ns )	-	max(3t CK,5ns )	-	
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	tXPDLLmin.: max(10tCK, 24ns) tXPDLLmax.: -						
Command pass disable delay	tCPDED	tCPDEDmin.: 1 tCPDEDmin.: -						nCK
Power Down Entry to Exit Timing	tPD	tPDmin.: tCKE(min) tPDmax.: 9*tREFI						
Timing of ACT command to Power Down entry	tACTPDEN	tACTPDENmin.: 1 tACTPDENmax.: -						nCK
Timing of PRE or PREA command to Power Down entry	tPRPDEN	tPRPDENmin.: 1 tPRPDENmax.: -						nCK
Timing of RD/RDA command to Power Down entry	tRDPDEN	tRDPDENmin.: RL+4+1 tRDPDENmax.: -						nCK
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	tWRPDENmin.: WL + 4 + (tWR /tCK(avg)) tWRPDENmax.: -						nCK
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	tWRAPDENmin.: WL+4+WR+1 tWRAPDENmax.: -						nCK
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	tWRPDENmin.: WL + 2 + (tWR /tCK(avg)) tWRPDENmax.: -						nCK
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	tWRAPDENmin.: WL + 2 +WR + 1 tWRAPDENmax.: - tREFPDENmin.: 1						nCK
Timing of REF command to Power Down entry	tREFPDEN	tREFPDENmax: - tMRSPDENmin.: tMOD(min)						nCK
Timing of MRS command to Power Down entry	tMRSPDEN	tMRSPDENMIN.: tMOD(min) tMRSPDENmax.: -						
ODT Timings								
ODT turn on Latency	ODTLon	WL-2=CWL+AL-2						nCK
ODT turn off Latency	ODTLoff	WL-2=CWL+AL-2						nCK
ODT high time without write command or with write command and BC4	ODTH4	ODTH4min.: 4 ODTH4max.: -						nCK
ODT high time with Write command and BL8	ODTH8	ODTH8min.: 6 ODTH8max.: -						nCK
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	ns
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	ns
RTT turn-on	tAON	-225	225	-195	195	-180	180	ps



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

RTT_Nom and RTT_WR turn-off time from ODTLoff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	tCK (avg)
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	tCK (avg)
Write Leveling Timings								
First DQS/DQS# rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	nCK
programmed	tWLDQSEN	25	-	25	-	25	-	nCK
Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS	165	-	140	-	125	-	ps
Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	tWLH	165	-	140	-	125	-	ps
Write leveling output delay	tWLO	0	7.5	0	7.5	0	7.5	ns
Write leveling output error	tWLOE	0	2	0	2	0	2	ns

#### **Jitter Notes**

#### Note 1

Unit "Tck(avg)" represents the actual Tck(avg) of the input clock under operation. Unit "Nck" represents one clock cycle of the input clock, counting the actual clock edges. Ex) Tmrd=4 [Nck] means; if one Mode Register Set command is registered at Tm, anther Mode Register Set command may be registered at Tm+4, even if (Tm+4-Tm) is 4 x Tck(avg) + Terr(4per), min.

#### Note 2

These parameters are measured from a command/address signal (CKE,  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , ODT, BA0, A0, A1, etc) transition edge to its respective clock signal (CK/ $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. Tjit(per), Tjit(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.

#### Note 3

These parameters are measured from a data strobe signal (DQS(L/U),  $\overline{DQS(L/U)}$ ) crossing to its respective clock signal (CK,  $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. Tjit(per), Tjit(cc), etc), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.

#### Note 4

These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U),  $\overline{DQS(L/U)}$ ) crossing.

#### Note 5

For these parameters, the DDR3(L) SDRAM device supports tnPARAM [Nck] = RU{Tparam[ns] / Tck(avg)[ns]}, which is in clock cycles, assuming all input clock jitter specifications are satisfied.

#### Note 6

When the device is operated with input clock jitter, this parameter needs to be derated by the actual Terr(mper), act of the input clock, where  $2 \le m \le 12$ . (Output derating is relative to the SDRAM input clock.)

#### Note 7

When the device is operated with input clock jitter, this parameter needs to be derated by the actual Tjit(per),act of the input clock. (Output deratings are relative to the SDRAM input clock.)



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### **Timing Parameter Notes**

- 1. Actual value dependent upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and RAP) are synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register.
- 5. Value must be rouned-up to next higher integer value.
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, Trefi.
- 7. For definition of RTT-on time Taon See "Timing Parameters".
- 8. For definition of RTT-off time Taof See "Timing Parameters".
- 9. Twr is defined in ns, for calculation of Twrpden it is necessary to round up Twr / Tck to the next integer.
- **10.** WR in clock cycles are programmed in MR0.
- **11.** The maximum read postamble is bounded by Tdqsck(min) plus Tqsh(min) on the left side and Thz(DQS)max on the right side.
- **12.** Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
- **13.** Value is only valid for RON34.
- **14.** Single ended signal parameter.
- 15. Trefi depends on TOPER.
- 16. Tis(base) and Tih(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK differential slew rate. Note for DQ and DM signals, VREF(DC)=VrefDQ(DC). For input only pins except RESET, Vref(DC)=VrefCA(DC).
- **17.** Tds(base) and Tdh(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS differential slew rate. Note for DQ and DM signals, VREF(DC)=VrefDQ(DC). For input only pins except RESET, Vref(DC)=VrefCA(DC).
- **18.** Start of internal write transaction is defined as follows:

For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.

For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.

For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.

- **19.** The maximum preamble is bound by Tlz (DQS) max on the left side and Tdqsck(max) on the right side.
- **20.** CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- 21. Although CKE is allowed to be registered LOW after a REFRESH command once Trefpden (min) is satisfied, there are cases where additional time such as Txpdll (min) is also required.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5% (ZQCorrection) of RON and RTT impedance error within 64 Nck for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula: ZQCorrection / [(Tsens x Tdriftrate) + (Vsens x Vdriftrate)] where Tsens = max(dRTTdT, dRONdTM) and Vsens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if Tsens = 1.5%/C, Vsens = 0.15%/Mv, Tdriftrate = 1 C/sec and Vdriftrate = 15Mv/sec, then the interval between ZQCS commands is calculated as  $0.5 / [(1.5x1)+(0.15x15)] = 0.133 \sim 128ms$ 

- **24.** n = from 13 cycles to 50 cycles. This row defines 38 parameters.
- **25.** Tch(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- **26.** Tcl(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- 27. The Tis(base) AC150 specifications are adjusted from the Tis(base) specification by adding an additional 100ps of derating to accommodate for the lower alternate threshold of 150Mv and another 25ps to account for the earlier reference point [(175Mv 150Mv) / 1V/ns].



NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### Address / Command Setup, Hold, and Derating

For all input signals the total Tis (setup time) and Tih (hold time) required is calculated by adding the data sheet Tis(base) and Tih(base) and Tih(base) value to the delta Tis and delta Tih derating value respectively.

Example: Tis (total setup time) = Tis(base) + delta Tis

Setup (Tis) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIH(ac)min. Setup (Tis) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIL(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'Vref(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'Vref(dc) to ac region', the slew rate of the tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (Tih) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of Vref(dc). Hold (Tih) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of Vref(dc). If the actual signal is always later than the nominal slew rate line between shaded 'dc to Vref(dc) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to Vref(dc) region', the slew rate of a tangent line to the actual signal from the dc level to Vref(dc) level is used for derating value. For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time Tvac. Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac).

Grade	Symbol	Reference	800	1066	1333	1600	1866	2133	Unit	Notes
	tIS(base) AC175	VIH/L(ac)	200	125	65	45	-	-	ps	1
	tIS(base) AC150	VIH/L(ac)	350	275	190	170	-	-	ps	1
DDR3	tIS(base) AC135	VIH/L(ac)	-	-	-	-	65	60	ps	1
	tIS(base) AC125	VIH/L(ac)	-	-	-	-	150	135	ps	1
	tlH(base) DC100	VIH/L(dc)	275	200	140	120	100	95	ps	1
	tIS(base) AC160	VIH/L(ac)	215	140	80	60	-	-	ps	1
DDR3L	tIS(base) AC135	VIH/L(ac)	365	290	205	185	65	-	ps	1,2
DDKJL	tIS(base) AC125	VIH/L(ac)	-	-	-	-	150	-	ps	1,3
	tlH(base) DC90	VIH/L(ac)	285	210	150	130	110	-	ps	1

#### ADD/CMD Setup and Hold Base-Values for 1V/ns

NOTE 1 (AC/DC referenced for 1 V/ns Address/Command slew rate and 2 V/ns differential CK-CK# slew rate)

NOTE 2 The tIS(base) AC135 specifications are adjusted from the tIS(base) AC160 specification by adding an additional 125 ps for DDR3L-800/1066 or 100 ps for DDR3L-1333/1600 of derating to accommodate for the lower alternate threshold of 135 mV and another 25 ps to account for the earlier reference point [(160 mV - 135 mV) / 1 V/ns].

NOTE 3 The tIS(base) AC125 specifications are adjusted from the tIS(base) AC135 specification by adding an additional 75 ps for DDR3L-1866 of derating to accommodate for the lower alternate threshold of 135 mV and another 10 ps to account for the earlier reference point [(135 mV - 125 mV) / 1 V/ns].

148



## Derating values DDR3L-800/1066/1333/1600 tlS/tlH - AC/DC based AC160 Threshold

						DI	DR3L	AC16	0 Thre	shold	I							
						Cł	K,CK#	Differe	ential S	Slew F	Rate							
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 \	//ns	1.0 \	//ns	
		∆tlS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tIH	∆tlS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tlS	∆tlH	
	2	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95	
	1.5	53	30															
	1	0	0															
CMD/ADD	0.9	-1	-3	-1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47	
Slew rate	0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43	
V/ns	0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37	
	0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30	
	0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20	
	0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-29	-16	-21	-8	-11	0	5	

## Derating values DDR3L-800/1066/1333/1600 tlS/tlH - AC/DC based AC135 Threshold

						D	DR3L	AC13	5 Thre	shold	I						
						Cł	<,CK#	Differe	ential S	Slew F	Rate						
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 \	//ns	1.0 \	//ns
		∆tlS	∆tIH	∆tIS	∆tIH	∆tlS	∆tIH	∆tIS	∆tlH	∆tlS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tlS	∆tlH
	2	68	45         68         45         68         45         76         53         84         61         92         69         100         79         108         95           30         45         30         45         30         53         38         61         46         69         54         77         64         85         80														
	1.5	45															
	1	0	0														
CMD/ADD	0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
Slew rate	0.8	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
V/ns	0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
	0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
	0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
	0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5



## Derating values DDR3L-1866 tIS/tIH - AC/DC based AC125 Threshold

						DI	DR3L	AC12	5 Thre	shold	I							
						Cł	K,CK#	Differe	ential S	Slew F	Rate							
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	//ns	1.0 \	//ns	
		∆tlS	∆tIH	∆tIS	∆tIH	∆tlS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tIH	∆tlS	∆tlH	
	2	63	45															
	1.5	42	30															
	1	0	0															
CMD/ADD	0.9	3	-3	3	-3	3	-3	11	5	19	13	27	21	35	31	43	47	
Slew rate	0.8	6	-8	6	-8	6	-8	14	1	22	9	30	17	38	27	46	43	
V/ns	0.7	10	-13	10	-13	10	-13	18	-5	26	3	34	11	42	21	50	37	
	0.6	16	-20	16	-20	16	-20	24	-12	32	4	40	-4	48	14	56	30	
	0.5	15	-30	15	-30	15	-30	23	-22	31	-14	39	-6	47	4	55	20	
	0.4	13	-45	13	-45	13	-45	21	-37	29	-29	37	-21	45	-11	53	5	

## Derating values DDR3-800/1066/1333/1600 tlS/tlH - AC/DC based AC175 Threshold

						D	DR3 A	C175	Three	shold							
						Ck	K,CK#	Differe	ential S	Slew F	Rate						
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 \	//ns	1.0 \	//ns
		∆tlS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tlS	∆tlH	∆tlS	∆tlH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tlH
	2         88         50         88         50         96         58         104         66         112         74         120         84         128         100           1.5         59         34         59         34         67         42         75         50         83         58         91         68         99         84																
	1.5	59	34         59         34         59         34         67         42         75         50         83         58         91         68         99         84           0         0         0         0         0         10         10         01         01         00         01         10														
	1	0	0														
CMD/ADD	0.9	-2	-4	-2	-4	-2	-4	6	4	14	12	22	20	30	30	38	46
Slew rate	0.8	-6	-10	-6	-10	-6	-10	2	-2	10	6	18	14	26	24	34	40
V/ns	0.7	-11	-16	-11	-16	-11	-16	-3	-8	5	0	13	8	21	18	29	34
	0.6	-17	-26	-17	-26	-17	-26	-9	-18	-1	-10	7	-2	15	8	23	24
	0.5	-35	-40	-35	-40	-35	-40	-27	-32	-19	-24	-11	-16	-2	-6	5	10
	0.4	-62	-60	-62	-60	-62	-60	-54	-52	-46	-44	-38	-36	-30	-26	-22	-10



## Derating values DDR3-800/1066/1333/1600 tlS/tlH - AC/DC based AC150 Threshold

						D	DR3 A	C150	Three	shold								
						Cł	K,CK#	Differe	ential S	Slew F	Rate							
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 \	//ns	1.0 \	//ns	
		∆tlS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tlS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tlS	∆tlH	
	2	75	50         75         50         75         50         83         58         91         66         99         74         107         84         115         100           34         50         34         50         34         58         42         66         50         74         58         82         68         90         84															
	1.5	50	34															
	1	0	0	0     0     0     0     0     8     8     16     16     24     24     32     34     40     50														
CMD/ADD	0.9	0	-4	0	-4	0	-4	8	4	16	12	24	20	32	30	40	46	
Slew rate	0.8	0	-10	0	-10	0	-10	8	-2	16	6	24	14	32	24	40	40	
V/ns	0.7	0	-16	0	-16	0	-16	8	-8	16	0	24	8	32	18	40	34	
	0.6	-1	-26	-1	-26	-1	-26	7	-18	15	-10	23	-2	31	8	39	24	
	0.5	-10	-40	-10	-40	-10	-40	-2	-32	6	-24	14	-16	22	-6	30	10	
	0.4	-25	-60	-25	-60	-25	-60	-17	-52	-9	-44	-1	-36	7	-26	15	-10	

## Derating values DDR3-1866/2133 tlS/tlH - AC/DC based AC135 Threshold

						D	DR3 A	C135	Three	shold							
						Cł	K,CK#	Differe	ential S	Slew F	Rate						
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 \	//ns	1.0 \	//ns
		∆tlS	∆tIH	∆tIS	∆tIH	∆tlS	∆tIH	∆tIS	∆tlH	∆tlS	∆tlH	∆tIS	∆tIH	∆tIS	∆tlH	∆tlS	∆tlH
	2         68         50         68         50         76         58         84         66         92         74         100         84         108         100           1.5         .45         .34         .45         .34         .53         .42         .61         .50         .69         .58         .77         .68         .85         .84															100	
	1.5	45	34         45         34         45         34         53         42         61         50         69         58         77         68         85         84														
	1	0	0														
CMD/ADD	0.9	2	-4	2	-4	2	-4	10	4	18	12	26	20	34	30	42	46
Slew rate	0.8	3	-10	3	-10	3	-10	11	-2	19	6	27	14	35	24	43	40
V/ns	0.7	6	-16	6	-16	6	-16	14	-8	22	0	30	8	38	18	46	34
	0.6	9	-26	9	-26	9	-26	17	-18	25	-10	33	-2	41	8	49	24
	0.5	5	-40	5	-40	5	-40	13	-32	21	-24	29	-16	37	-6	45	10
	0.4	-3	-60	-3	-60	-3	-60	6	-52	14	-44	22	-36	30	-26	38	-10



## Derating values DDR3-1866/2133 tIS/tIH - AC/DC based AC125 Threshold

						D	DR3 A	C125	Three	shold							
						Ck	K,CK#	Differe	ential S	Slew F	Rate						
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 \	//ns	1.0 \	//ns
		∆tlS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tlH	∆tlS	∆tlH
	2	63	50	63	50	63	50	71	58	79	66	87	74	95	84	103	100
	1.5	42	34         42         34         42         34         50         42         58         50         66         58         74         68         82         84           0         0         0         0         0         8         16         16         24         24         23         24         40         50														
	1	0	0														
CMD/ADD	0.9	4	-4	4	-4	4	-4	12	4	20	12	28	20	36	30	44	46
Slew rate	0.8	6	-10	6	-10	6	-10	14	-2	22	6	30	14	38	24	46	40
V/ns	0.7	11	-16	11	-16	11	-16	19	-8	27	0	35	8	43	18	51	34
	0.6	16	-26	16	-26	16	-26	24	-18	32	-10	40	-2	48	8	56	24
	0.5	15	-40	15	-40	15	-40	23	-32	31	-24	39	-16	47	-6	55	10
	0.4	13	-60	13	-60	13	-60	21	-52	29	-44	37	-36	45	-26	53	-10



NT5CB(C)512M8CN / NT5CB(C)256M16CP

## Required time t<sub>VAC</sub> above VIH(AC) {below VIL(AC)} for ADD/CMD transition

	.,		. , ,		<b>\</b> //				
Slew		DD	R3			DDI	R3L		
Rate	800/1066/	1333/1600	1866	/2133	800/1066/	1333/1600	18	66	Unit
[V/ns]	175mV [ps]	150mV[ps]	135mV [ps]	125mV [ps]	160 mV [ps]	135 mV [ps]	135 mV [ps]	125 mV [ps]	
> 2.0	75	175	168	173	200	213	200	205	ps
2.0	57	170	168	173	200	213	200	205	ps
1.5	50	167	145	152	173	190	178	184	ps
1.0	38	130	100	110	120	145	133	143	ps
0.9	34	113	85	96	102	130	118	129	ps
0.8	29	93	66	79	80	111	99	111	ps
0.7	22	66	42	56	51	87	75	89	ps
0.6	note	30	10	27	13	55	43	59	ps
0.5	note	note	note	note	Note	10	Note	18	ps
<0.5	note	note	note	note	Note	10	Note	18	ps
	ing input sig	hal shall here	me equal to	or areater the	an VIH(ac) la	vel and fallin	a input signal	shall become	<u> </u>

NOTE Rising input signal shall become equal to or greater than VIH(ac) level and falling input signal shall become

equal to or less than VIL(ac) level.



#### NT5CB(C)512M8CN / NT5CB(C)256M16CP

#### Data Setup, Hold, and Slew Rate De-rating

For all input signals the total Tds (setup time) and Tdh (hold time) required is calculated by adding the data sheet Tdh(base) and Tdh(base) value to the delta Tds and delta Tdh derating value respectively.

Example: Tds (total setup time) = Tds(base) + delta Tds

Setup (Tds) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIH(ac)min. Setup (Tds) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of Vref(dc) and the first crossing of VIL(ac)max. If the actual signal is always earlier than the nominal slew rate line between shaded 'Vref(dc) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'Vref(dc) to ac region', the slew rate of the tangent line to the actual signal from the ac level to dc level is used for derating value.

Hold (Tdh) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(dc)max and the first crossing of Vref(dc). Hold (Tdh) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(dc)min and the first crossing of Vref(dc). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to Vref(dc) region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to Vref(dc) region', the slew rate of a tangent line to the actual signal from the dc level to Vref(dc) level is used for derating value.

For a valid transition the input signal has to remain above/below VIH/IL(ac) for some time Tvac.

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached VIH/IL(ac) at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach VIH/IL(ac). For slew rates in between the values listed in the following tables, the derating values may be obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

						DI	DR3L	AC16	0 Thre	shold	I						
						DC	QS,DQ	S# Di	fferent	ial Sle	w Rate	Э					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2 ۱	V/ns	1.0 \	//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2       80       45       80       45       -																
	1.5	53															
	1	0	0														
DQ	0.9	-	-	-1	-3	-1	-3	7	5	15	13	23	21	-	-	-	-
Slew rate	0.8	-	-	-	-	-3	-8	5	1	13	9	21	17	29	27	-	-
V/ns	0.7	-	-	-	-	-	-	3	-5	11	3	19	11	27	21	35	37
	0.6	-	-	-	-	-	-	-	-	8	-4	16	4	24	14	32	30
	0.5	-	-	-	-	-	-	-	-	-	-	4	-6	12	4	20	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-8	-11	0	5

### Derating values DDR3L-800/1066 tDS/tDH - AC/DC based AC160 Threshold



## Derating values DDR3L- 800/1066/1333/1600 tDS/tDH - AC/DC based AC135 Threshold

						DI	DR3L	AC13	5 Thre	shold	I						
						DC	QS,DQ	S# Di	fferent	ial Sle	w Rate	Э					
		4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	۱.2 ۱	V/ns	1.0 \	//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	riangle tDS	∆tDH
	2	45	68	45	68	45	-	-	-	-	-	-	-	-	-	-	
	1.5	45       30       45       30       53       38       - </th <th>-</th>															-
	1	0	0     0     0     0     0     8     8     16     16     -     -     -     -     -														
DQ	0.9	-	-	2	-3	2	-3	10	5	18	13	26	21	-	-	-	-
Slew rate	0.8	-	-	-	-	3	-8	11	1	19	9	27	17	35	27	-	-
V/ns	0.7	-	-	-	-	-	-	14	-5	22	3	30	11	38	21	46	37
	0.6	-	-	-	-	-	-	-	-	25	-4	33	4	41	14	49	30
	0.5	-	-	-	-	-	-	-	-	-	-	29	-6	37	4	45	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	30	-11	38	5

#### Derating values DDR3L- 1866 tDS/tDH - AC/DC based AC130 Threshold

DDR3L AC130 Threshold																									
	DQS,DQS# Differential Slew Rate																								
8.0 V/ns 7.0 V/ns 6.0 V/ns 5.0 V/ns 4.0 V/ns 3.0 V/ns 2.0 V/ns 1												1.8	V/ns	1.6	V/ns	1.4 '	V/ns	1.2	V/ns	1.0 ۱	V/ns				
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH												
	4	33	23	33	23	33	23	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	3.5	28	19	28	19	28	19	28	19	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	3	22	15	22	15	22	15	22	15	22	15	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	2.5	-	-	13	9	13	9	13	9	13	9	13	9	-	-	-	-	-	-	-	-	-	-	-	-
DQ	2	-	-	-	-	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	-	-
	1.5	-	-	-	-	-	-	-22	-15	-22	-15	-22	-15	-22	-15	-14	-7	-	-	-	-	-	-	-	-
Slew	1	-	-	-	-	-	-	-	-	-65	-45	-65	-45	-65	-45	-57	-37	-49	-29	-	-	-	-	-	-
rate V/ns	0.9	-	-	-	-	-	-	-	-	-	-	-62	-48	-62	-48	-54	-40	-46	-32	-38	-24	-	-	-	-
V/115	0.8	-	-	-	-	-	-	-	-	-	-	-	-	-61	-53	-53	-45	-45	-37	-37	-29	-29	-19	-	-
	0.7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-49	-50	-41	-42	-33	-34	-25	-24	-17	-8
	0.6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-37	-49	-29	-41	-21	-31	-13	-15
	0.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-31	-51	-23	-41	-15	-25
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-28	-56	-20	-40

### Derating values DDR3- 800/1066 tDS/tDH - AC/DC based AC175 Threshold



### NT5CB(C)512M8CN / NT5CB(C)256M16CP

						D	DR3 A	C175	Three	shold							
	DQS,DQS# Differential Slew Rate																
		4.0	V/ns	3.0	V/ns	2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4	V/ns	1.2 V/ns		1.0 \	//ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2	50	88	50	88	50	-	-	-	-	-	-	-	-	-	-	
	1.5	59	34	59	34	59	34	67	42	-	-	-	-	-	-	-	-
	1	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ	0.9	-	-	-2	-4	-2	-4	6	4	14	12	22	20	-	-	-	-
Slew rate	0.8	-	-	-	-	-6	-10	2	-2	10	6	18	14	26	24	-	-
V/ns	0.7	-	-	-	-	-	-	-3	-8	5	0	13	8	21	18	29	34
	0.6	-	-	-	-	-	-	-	-	-1	-10	7	-2	15	8	23	24
	0.5	-	-	-	-	-	-	-	-	-	-	-11	-16	-2	-6	5	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-30	-26	-22	-10

### Derating values DDR3- 800/1066/1333/1600 tDS/tDH - AC/DC based AC150 Threshold

						D	DR3 A	C150	Three	shold							
		DQS,DQS# Differential Slew Rate															
		4.0	V/ns	3.0	V/ns	2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH
	2	50	75	50	75	50	-	-	-	-	-	-	-	-	-	-	
	1.5	50	34	50	34	50	34	58	42	-	-	-	-	-	-	-	-
	1	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ	0.9	-	-	0	-4	0	-4	8	4	16	12	24	20	-	-	-	-
Slew rate	0.8	-	-	-	-	0	-10	8	-2	16	6	24	14	32	24	-	-
V/ns	0.7	-	-	-	-	-	-	8	-8	16	0	24	8	32	18	40	34
	0.6	-	-	-	-	-	-	-	-	15	-10	23	-2	31	8	39	24
	0.5	-	-	-	-	-	-	-	-	-	-	14	-16	22	-6	30	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	7	-26	15	-10



### Derating values DDR3- 1866/2133 tDS/tDH - AC/DC based AC135 Threshold

DDR3 AC135 Threshold																									
	DQS,DQS# Differential Slew Rate																								
		8.0	V/ns	7.0	V/ns	6.0	V/ns	5.0	V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8 '	V/ns	1.6	V/ns	1.4 \	V/ns	1.2	V/ns	1.0 ۱	V/ns
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH												
	4	34	25	34	25	34	25	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	3.5	29	21	29	21	29	21	29	21	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	3	23	17	23	17	23	17	23	17	23	17	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	2.5	-	-	14	10	14	10	14	10	14	10	14	10	-	-	-	-	-	-	-	-	-	-	-	-
DO	2	-	-	-	-	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	-	-
DQ	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-23	-17	-23	-17	-15	-9	-	-	-	-	-	-	-	-
Slew	1	-	-	-	-	-	-	-	-	-68	-50	-68	-50	-68	-50	-60	-42	-52	-34	-	-	-	-	-	-
rate V/ns	0.9	-	-	-	-	-	-	-	-	-	-	-66	-54	-66	-54	-58	-46	-50	-38	-42	-30	-	-	-	-
v/ns	0.8	-	-	-	-	-	-	-	-	-	-	-	-	-64	-60	-56	-52	-48	-44	-40	-36	-32	-26	-	-
	0.7	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-53	-59	-45	-51	-37	-43	-29	-33	-21	-17
	0.6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-43	-61	-35	-53	-27	-43	-19	-27
	0.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-39	-66	-31	-56	-23	-40
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-38	-76	-30	-60

### Derating values DDR3- 800/1066/1333/1600 tDS/tDH - AC/DC based AC135 Threshold

						D	DR3 A	C135	Three	shold							
	DQS,DQS# Differential Slew Rate																
	4.0 V/ns					2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	riangle t D H	∆tDS	∆tDH	∆tDS	∆tDH	∆tDS	∆tDH	riangle tDS	∆tDH
	2	68	50	68	50	68	50	-	-	-	-	-	-	-	-	-	-
	1.5	45	34	45	34	45	34	53	42	-	-	-	-	-	-	-	-
	1	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
DQ	0.9	-	-	2	-4	2	-4	10	4	18	12	26	20	-	-	-	-
Slew rate	0.8	-	-	-	-	3	-10	11	-2	19	6	27	14	35	24	-	-
V/ns	0.7	-	-	-	-	-	-	14	-8	22	0	30	8	38	18	46	34
	0.6	-	-	-	-	-	-	-	-	25	-10	33	-2	41	8	49	24
	0.5	-	-	-	-	-	-	-	-	-	-	29	-16	37	-6	45	10
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	30	-26	38	-10



NT5CB(C)512M8CN / NT5CB(C)256M16CP

## Required time t<sub>VAC</sub> above VIH(AC) {below VIL(AC)} for DQ transition

-	-		· /	•	· //				
Slew			DDR3				DDR3L		
Rate	800/1066	800/1066/ 1333/1600	800/1066/ 1333/1600	1866	2133	800/1066	800/1066/ 1333/1600	1866	Unit
[V/ns]	175mV [ps]	150mV[ps]	135mV [ps]	135mV [ps]	135 mV [ps]	160 mV [ps]	135 mV [ps]	130 mV [ps]	
> 2.0	75	105	113	93	73	165	113	95	ps
2.0	57	105	113	93	73	165	113	95	ps
1.5	50	80	90	70	50	138	90	73	ps
1.0	38	30	45	25	5	85	45	30	ps
0.9	34	13	30	note	note	67	30	16	ps
0.8	29	note	11	note	note	45	11	Note	ps
0.7	note	note	note	-	-	16	Note	-	ps
0.6	note	note	note	-	-	Note	Note	-	ps
0.5	note	note	note	-	-	Note	Note	-	ps
<0.5	note	note	note	-	-	Note	Note	-	ps
	ing input sig	nal shall bec		or greater the	an VIH(ac) le	vel and fallin	a input signal	shall become	-

NOTE Rising input signal shall become equal to or greater than VIH(ac) level and falling input signal shall become equal to or less than VIL(ac) level.



NT5CB(C)512M8CN / NT5CB(C)256M16CP

## **Revision History**

Rev	Page	Modified	Description	Released
1.0	-	-	Preliminary Revision	03/12
1.0	-	-	Official Revision	07/12
1.0	-	-	Add IT grade parts (Industry Temperature) IDDs.	10/12
1.0	-	-	Re-move speed 1066 and 1333 Spec	12/12
1.0	-	-	Voltage SPEC modified	01/13
1.0	-	-	Modified MR2 Function	02/13
1.0	-	-	Add RS (Reduced Standaby) Part Numbers	02/13
1.0	-	-	Modified Part Numbers	03/13
1.0	-	-	Add tRFC SPEC and Automobile Part Numbers	05/13
	P1	-	Renew the first page	
	All	-	<ol> <li>Remove 'on page xxx'</li> <li>Follow NTC's data center to change the Revision Rule</li> </ol>	_
	P5-12	Fundamental AC Specifications	<ol> <li>Make all options follow JEDEC standards.</li> <li>Add 800, 1066 and 1333 specifications.</li> </ol>	-
	P14-15	Package Outline Drawing	<ol> <li>Add side view of package to POD</li> <li>Redraw the ballout</li> </ol>	-
	P25,28,31,33	MR0,1,2,3	Redraw the MR functions	=
1.1	P90	Absolute Maximum DC Ratings	<ol> <li>Follow JEDEC specifications</li> <li>VDD: -0.4V ~ 1.8V (was: -0.4V ~ 1.975V)</li> <li>VDDQ: -0.4V ~ 1.8V (was: -0.4V ~ 1.975V)</li> <li>Vin,Vout: -0.4V ~ 1.8V (was: -0.4V ~ 1.975V)</li> </ol>	06/13
	P93-124	All	<ol> <li>Make all specifications follow JEDEC specifications</li> <li>Add DDR3(L) 800, 1066 and 1333 specifications</li> </ol>	
	P125-138	IDD specifications	1. Add IDD test conditions	
	P139-145	Timing specifications	<ol> <li>Make all specifications follow JEDEC specifications</li> <li>Add DDR3(L) 800, 1066 and 1333 specifications</li> </ol>	
	P148-158	Derating table	<ol> <li>Make all specifications follow JEDEC specifications</li> <li>Add DDR3(L) 800, 1066 and 1333 specifications</li> </ol>	